All digital fast lock DLL-based frequency multiplier

One of the most important parameters in the design of synthesizers is lock time. A new fast lock delay locked loop (DLL) based frequency multiplier is proposed in this paper. Phase detector, charge pump and loop filter in conventional DLLs are replaced by a digital signal processor in the proposed structure. This leads to have better lock time, higher speed and smaller chip aria. The proposed structure can be implemented easily in a real system by means of a suitable powerful digital signal processor. Simulation has been done for 11 delay cells as a delay chain and input frequency equal with 300 MHz. The output frequency is multiplied by 11 (fOUT = 3.3 GHz), and lock time is obtained about 13 ns which is equal to 4 clock cycles of reference clock.

[1]  B. Razavi,et al.  Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.

[2]  Shen-Iuan Liu,et al.  A wide-range and fast-locking all-digital cycle-controlled delay-locked loop , 2005, IEEE J. Solid State Circuits.

[3]  Mohammad Sharifkhani,et al.  Low voltage and low power DLL-based frequency synthesizer for covering VHF frequency band , 2011, 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[4]  Mohammad Gholami,et al.  A Novel Low Power Architecture for DLL-Based Frequency Synthesizers , 2013, Circuits Syst. Signal Process..

[5]  Chulwoo Kim,et al.  A 7 ps Jitter 0.053 mm $^{2}$ Fast Lock All-Digital DLL With a Wide Range and High Resolution DCC , 2009, IEEE Journal of Solid-State Circuits.

[6]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[7]  H. Akaike.  On a successive transformation of probability distribution and its application to the analysis of the optimum gradient method , 1959 .

[8]  Sung-Mo Kang,et al.  Low-power small-area /spl plusmn/7.28 ps jitter 1 GHz DLL-based clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[9]  Nam-Seog Kim,et al.  Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[10]  Kuo-Hsing Cheng,et al.  A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency-Range Selector for Multiphase Clock Generator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Hamid Rahimpour,et al.  Mismatch Calibration in LINC Power Amplifiers Using Modified Gradient Algorithm , 2013 .

[12]  A. L. Coban,et al.  A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs , 2004, IEEE Journal of Solid-State Circuits.

[13]  Jae-Yoon Sim,et al.  A 2-Gb/s Intrapanel Interface for TFT-LCD With a VSYNC-Embedded Subpixel Clock and a Cascaded Deskew and Multiphase DLL , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Mohammad Gholami,et al.  Analysis of DLL Jitter due to Voltage-Controlled Delay Line , 2013, Circuits Syst. Signal Process..

[15]  Mohammad Gholami,et al.  A novel architecture for low voltage-low power DLL-based frequency multipliers , 2011, IEICE Electron. Express.

[16]  Eric A. M. Klumperink,et al.  Advantages of Shift Registers Over DLLs for Flexible Low Jitter Multiphase Clock Generation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Chulwoo Kim,et al.  Low-power small-area ±7.28 ps jitter 1 GHz DLL-based clock generator , 2002 .

[18]  Hyun-Woo Lee,et al.  A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Kinam Kim,et al.  Low-jitter multi-phase digital DLL with closest edge selection scheme for DDR memory interface , 2008 .

[20]  Yuanjin Zheng,et al.  50–250 MHz ΔΣ DLL for Clock Synchronization , 2010, IEEE Journal of Solid-State Circuits.

[21]  J. Borwein,et al.  Two-Point Step Size Gradient Methods , 1988 .

[22]  Borivoje Nikolic,et al.  A 15 MHz to 600 MHz, 20 mW, 0.38 mm $^{2}$ Split-Control, Fast Coarse Locking Digital DLL in 0.13 $\mu$ m CMOS , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[24]  Jaeha Kim,et al.  Adaptive supply serial links with sub-1 V operation and per-pin clock recovery , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[25]  G. Forsythe.  On the asymptotic directions of thes-dimensional optimum gradient method , 1968 .