Run-time power gating in hybrid ARM-FPGA devices

Energy proportional computing (EPC) enables the allocation of energy to tasks depending on computational demands. Computing at full speed and then dynamically turning off modules when they are not required for a period of time can be used to obtain EPC and it is an alternative to voltage scaling techniques in which the computation is slowed down. This paper investigates the viability of physical power gating FPGA devices that incorporate a hardened processor in a different power domain. The run-time power gating approach is applied to Xilinx ZYNQ devices that incorporate a hardened Cortex A9 multi-processor. The paper demonstrates that power down followed by a full reconfiguration can be controlled by the embedded processor autonomously. The results show that the minimum time that the FPGA fabric must remain in power-off state for the technique to be energy efficient is in the order of milliseconds and up to 96% power reduction occurs when the fabric voltage is lowered below critical level. These results take into account the overheads of controlling the programmable voltage regulators interfaced to the FPGA and the overhead of the reconfiguration needed when the device must be returned to the active state.

[1]  Steven J. E. Wilton,et al.  An FPGA architecture supporting dynamically controlled power gating , 2010, 2010 International Conference on Field-Programmable Technology.

[2]  Steve,et al.  使用Zynq-7000 All Programmable SoC实现图像传感器色彩校正 , 2013 .

[3]  Matt Klein,et al.  Lowering Power at 28 nm with Xilinx 7 Series Devices , 2009 .

[4]  Kirk W. Cameron.  The Challenges of Energy-Proportional Computing , 2010, Computer.

[5]  P.T. Balsara,et al.  Exploiting temporal idleness to reduce leakage power in programmable architectures , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[6]  José L. Núñez-Yáñez,et al.  Dynamic Reconfiguration Optimisation with Streaming Data Decompression , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[7]  José Luis Núñez-Yáñez,et al.  Adaptive Voltage Scaling with In-Situ Detectors in Commercial FPGAs , 2015, IEEE Transactions on Computers.

[8]  Sudhir K. Satpathy,et al.  Catnap: energy proportional multiple network-on-chip , 2013, ISCA.

[9]  Vanish Talwar,et al.  Power Management of Datacenter Workloads Using Per-Core Power Gating , 2009, IEEE Computer Architecture Letters.

[10]  Minyi Guo,et al.  On the Multicast Lifetime of WANETs with Multibeam Antennas: Formulation, Algorithms, and Analysis , 2014, IEEE Transactions on Computers.

[11]  José Luis Núñez-Yáñez,et al.  Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Masanori Hariyama,et al.  A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Kizheppatt Vipin,et al.  ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq , 2014, IEEE Embedded Systems Letters.