Effects of defect propagation/growth on in-line defect based yield prediction

This paper discusses the importance of understanding and modeling the inter and intra layer defect propagation for in-line yield prediction. Some examples using real fabline data are presented to illustrate the significance of this problem.

[1]  Andrzej J. Strojwas,et al.  In-line yield prediction methodologies using patterned wafer inspection information , 1998 .

[2]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[3]  Wojciech Maly,et al.  Manufacturability analysis environment-MAPEX , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[4]  Andrzej J. Strojwas,et al.  Effective excursion detection and source isolation with defect inspection and classification , 1997, 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop ASMC 97 Proceedings.

[5]  Andrzej J. Strojwas,et al.  Modeling of defect propagation/growth for early yield impact prediction in VLSI fabrication , 1997, 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop ASMC 97 Proceedings.

[6]  Ram Akella,et al.  In-line defect sampling methodology in yield management: an integrated framework , 1996 .

[7]  Andrzej J. Strojwas,et al.  Evaluation of defect detection schemes for CMP process monitoring using rigorous 3-D EM simulations , 1997, 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop ASMC 97 Proceedings.