Increasing Yield Using Partially-Programmable Circuits
暂无分享,去创建一个
[1] Alberto L. Sangiovanni-Vincentelli,et al. Logic synthesis for manufacturability , 2004, IEEE Design & Test of Computers.
[2] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[3] Robert K. Brayton,et al. The use of observability and external don't cares for the simplification of multi-level networks , 1991, DAC '90.
[4] George Bourianoff,et al. The Future of Nanocomputing , 2003, Computer.
[5] S. Yang,et al. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .
[6] Robert K. Brayton,et al. Extracting local don't cares for network optimization , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[7] I. Koren,et al. Layout-synthesis techniques for yield enhancement , 1995 .
[8] Robert K. Brayton,et al. Multi-level logic minimization using implicit don't cares , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Hideo Ito,et al. Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[10] Yahiko Kambayashi,et al. The Transduction Method-Design of Logic Networks Based on Permissible Functions , 1989, IEEE Trans. Computers.
[11] Margarida F. Jacome,et al. Defect-Aware High-Level Synthesis Targeted at Reconfigurable Nanofabrics , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..