Three stages CMOS operational amplifier frequency compensation using single Miller capacitor and differential feedback path

This study describes a new and simple frequency compensation for three stages amplifiers based on revered nested Miller compensation (RNMC) structure. Using only one and small compensation capacitor reduced circuit complexity and die area while shows better performance compared to RNMC. Also the proposed method is unconditional stable due to cancellation of second dominant pole by a zero. Ample simulations are performed using HSPICE and TSMC 0.18 µm CMOS technology to verify robustness of presented circuit. Simulation results show 114 dB, 6.66 MHz and 360 µW as DC gain, GBW and power consumption respectively.

[1]  Omid Hashemipour,et al.  DCCII based frequency compensation method for three stage amplifiers , 2015 .

[2]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[3]  Omid Hashemipour,et al.  A new frequency compensation method based on differential current conveyor , 2014, 2014 22nd Iranian Conference on Electrical Engineering (ICEE).

[4]  Meysam Akbari,et al.  Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA , 2014 .

[5]  Ka Nang Leung,et al.  Nested Miller compensation in low-power CMOS design , 2001 .

[6]  Meysam Akbari,et al.  Design of ultra-low-power CMOS amplifiers based on flicker noise reduction , 2014, 2014 22nd Iranian Conference on Electrical Engineering (ICEE).

[7]  Sadegh Biabanifard,et al.  A new SMC compensation strategy for three stage amplifiers based on differential feedback path , 2014, 2014 22nd Iranian Conference on Electrical Engineering (ICEE).

[8]  Gaetano Palumbo,et al.  Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Kong-Pang Pun,et al.  Reversed nested Miller compensation with voltage buffer and nulling resistor , 2003, IEEE J. Solid State Circuits.

[10]  Davide Marano,et al.  Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Ali Jalali,et al.  A new frequency compensation technique for three stages OTA by differential feedback path , 2015 .

[12]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[13]  Gaetano Palumbo,et al.  Analytical comparison of frequency compensation techniques in three‐stage amplifiers , 2008, Int. J. Circuit Theory Appl..

[14]  Gaetano Palumbo,et al.  Advances in Reversed Nested Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Gaetano Palumbo,et al.  Design guidelines for reversed nested Miller compensation in three-stage amplifiers , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[16]  E. Sánchez-Sinencio,et al.  Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.

[17]  Davide Marano,et al.  Design and implementation of optimized architecture for computing the 2D-DWT for JPEG2000 compression , 2010 .

[18]  Abbas Ramazani,et al.  CMOS ring oscillator with combined delay stages , 2014 .

[19]  Meysam Akbari,et al.  High performance reversed nested Miller frequency compensation , 2015 .

[20]  Gaetano Palumbo,et al.  Feedback Amplifiers: Theory and Design , 2002 .

[21]  Feng Zhu,et al.  Feedforward reversed nested Miller compensation techniques for three-stage amplifiers , 2005, 2005 IEEE International Symposium on Circuits and Systems.