Iterative and Fully Pipelined High Throughput Efficient Architectures of AES in FPGA and ASIC

This paper presents high throughput iterative and pipelined VLSI architectures of the Advanced encryption standard (AES) algorithm based on composite field arithmetic in polynomial basis. A logical rearrangement has been performed in the byte substitution (S-box) module to reduce the number of gates in the critical path. Also, inversion in GF(24) module has been separately optimized. ASIC implementation of our S-box has comparatively low power and low energy consumption. The iterative and pipelined implementations of AES in field programmable gate array (FPGA) and ASIC using proposed S-box have high hardware efficiency in terms of throughput per unit area (slices in FPGA).

[1]  Seong-Moo Yoo,et al.  An AES crypto chip using a high-speed parallel pipelined architecture , 2005, Microprocess. Microsystems.

[2]  Behrouz A. Forouzan,et al.  Cryptography and network security , 1998 .

[3]  Ingrid Verbauwhede,et al.  Speed-area trade-off for 10 to 100 Gbits/s throughput AES processor , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[4]  José G. Delgado-Frias,et al.  FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm , 2010, J. Syst. Archit..

[5]  Ming-Chih Chen,et al.  Memory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.

[7]  David Canright,et al.  A Very Compact S-Box for AES , 2005, CHES.

[8]  Guochu Shou,et al.  High Throughput, Pipelined Implementation of AES on FPGA , 2009, 2009 International Symposium on Information Engineering and Electronic Commerce.

[9]  S. Kumar,et al.  An Improved VLSI Architecture of S-box for AES Encryption , 2013, 2013 International Conference on Communication Systems and Network Technologies.

[10]  H. Li.  Efficient and flexible architecture for AES , 2006 .

[11]  Kamal El-Sankary,et al.  High-Speed AES Encryptor With Efficient Merging Techniques , 2010, IEEE Embedded Systems Letters.

[12]  Miguel A. Vega-Rodríguez,et al.  A new methodology to implement the AES algorithm using partial and dynamic reconfiguration , 2010, Integr..

[13]  Mohamed Hashem,et al.  Lightweight mix columns implementation for AES , 2009 .

[14]  Shuguo Li,et al.  A high-throughput cost-effective ASIC implementation of the AES Algorithm , 2009, 2009 IEEE 8th International Conference on ASIC.

[15]  Performance analysis of advanced encryption standard for low power and area applications , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[16]  Xinggang Wang,et al.  Pipelined implementation of AES encryption based on FPGA , 2010, 2010 IEEE International Conference on Information Theory and Information Security.

[17]  Asoke K. Nandi,et al.  Composite field GF(((22)2)2) advanced encryption standard (AES) S-box with algebraic normal form representation in the subfield inversion , 2011, IET Circuits Devices Syst..

[18]  Yasuyuki Nogami,et al.  Mixed Bases for Efficient Inversion in \mathbb F((22)2) and Conversion Matrices of SubBytes of AES , 2010, CHES.

[19]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[20]  Akashi Satoh,et al.  An Optimized S-Box Circuit Architecture for Low Power AES Design , 2002, CHES.

[21]  Hua Li,et al.  An efficient architecture for the AES mix columns operation , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[22]  Chih-Peng Fan,et al.  FPGA IMPLEMENTATIONS OF HIGH THROUGHPUT SEQUENTIAL AND FULLY PIPELINED AES ALGORITHM , 2008 .

[23]  V.K. Sharma,et al.  Efficient VLSI architecture of medium throughput AES encryption , 2013, 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT).

[24]  Xuecheng Zou,et al.  Ultra-low power S-Boxes architecture for AES , 2008 .

[25]  Joan Boyar,et al.  Logic Minimization Techniques with Applications to Cryptology , 2013, Journal of Cryptology.

[26]  Guy Lemieux,et al.  GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  R. Tourki,et al.  Performances of the AES design in 0.18μm CMOS technology , 2012, 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[28]  S. M. Rezaul Hasan,et al.  Low-power compact composite field AES S-Box/Inv S-Box design in 65 nm CMOS using Novel XOR Gate , 2013, Integr..

[29]  Bahram Rashidi,et al.  FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm , 2014, Microelectron. J..

[30]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Arash Reyhani-Masoleh,et al.  A low-cost S-box for the Advanced Encryption Standard using normal basis , 2009, 2009 IEEE International Conference on Electro/Information Technology.

[32]  Shang-Ho Tsai,et al.  MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[33]  Chao-Ming Chen,et al.  Energy-efficient 128∼2048/1536-point FFT processor with resource block mapping for 3GPP-LTE system , 2010, The 2010 International Conference on Green Circuits and Systems.

[34]  M.R.M. Rizk,et al.  Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA , 2007, 2007 2nd International Design and Test Workshop.