Power Estimation for Ripple-Carry Adders with Correlated Input Data

In this work modelling of the power consumption for ripple-carry adders implemented in CMOS is considered. Based on the switching activity of each input bit, two switching models, one full and one simplified, are derived. These switching models can be used to derive the average energy consumed for one computation. This work extends previous results by introducing a data dependent power model, i.e., correlated input data is considered. Examples show that the switching model is accurate, while there are some differences in the power consumption. This is due to the fact that not all switching in the ripple-carry adder is rail-to-rail (full swing) in the actual implementation.

[1]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Keshab K. Parhi,et al.  Power Estimation of Digital Data Paths Using HEAT , 2000, IEEE Des. Test Comput..

[3]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  E. Macii,et al.  High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[5]  Keshab K. Parhi,et al.  Theoretical estimation of power consumption in binary adders , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[6]  Keshab K. Parhi,et al.  Estimation of average energy consumption of ripple-carry adder based on average length carry chains , 1996, VLSI Signal Processing, IX.

[7]  Kaushik Roy,et al.  A novel approach to high-level switching activity modeling with applications to low-power DSP system synthesis , 2001, IEEE Trans. Signal Process..

[8]  Earl E. Swartzlander,et al.  Estimating the power consumption of CMOS adders , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[9]  Mary Jane Irwin,et al.  Area-time-power tradeoffs in parallel adders , 1996 .

[10]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[11]  Jan M. Rabaey,et al.  Activity-sensitive architectural power analysis , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..