Closed-loop--based self-adaptive Hardware/Software-Embedded systems: Design methodology and smart cam case study

This article presents our methodology for implementing self-adaptivness within an OS-based and reconfigurable embedded system according to objectives such as quality of service, performance, or power consumption. We detail our approach to separate application-specific decisions and hardware/software-implementation decisions at system level. The former are related to the efficiency control of applications and based on the knowledge of application engineers. The latter are generic and address the choice between various hardware and software implementations according to user objectives. The decision management is implemented as an adaptive closed-loop model. We describe how each design step may be implemented and especially how we solved the issue of stability. Finally, we present a video-tracking application implemented on a FPGA to demonstrate the effectiveness of our solution, results are given for a system built around a NIOS soft-core with μCOS II RTOS and new services for managing hardware and software tasks transparently.

[1]  David H. Albonesi,et al.  Selective cache ways: on-demand cache resource allocation , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.

[2]  Dirk Grunwald,et al.  Pipeline gating: speculation control for energy reduction , 1998, ISCA.

[3]  Russell Tessier,et al.  An architecture and compiler for scalable on-chip communication , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Rudy Lauwereins,et al.  Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[5]  Marco Platzner,et al.  ReconOS: An RTOS Supporting Hard-and Software Threads , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[6]  Guy Gogniat,et al.  A Networked, Lightweight and Partially Reconfigurable Platform , 2008, ARC.

[7]  Samarjit Chakraborty,et al.  Control theory-based DVS for interactive 3D games , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[8]  Jean-Philippe Diguet,et al.  Reconfiguration Management in the Context of RTOS-Based HW/SW Embedded Systems , 2008, EURASIP J. Embed. Syst..

[9]  Jim Stevens,et al.  The Case for High Level Programming Models for Reconfigurable Computers , 2006, ERSA.

[10]  Niraj K. Jha,et al.  COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Robert W. Brodersen,et al.  A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[12]  Miodrag Potkonjak,et al.  An on-line approach for power minimization in QoS sensitive systems , 2003, ASP-DAC '03.

[13]  John A. Williams,et al.  A Process Model for Hardware Modules in Reconfigurable System-on-Chip , 2006, ARCS.

[14]  Jacques Palicot,et al.  From a Configuration Management to a Cognitive Radio Management of SDR Systems , 2006, 2006 1st International Conference on Cognitive Radio Oriented Wireless Networks and Communications.

[15]  Sang Hyuk Son,et al.  Feedback Control Real-Time Scheduling: Framework, Modeling, and Algorithms* , 2001, Real-Time Systems.

[16]  P.-C.-F. Daunou,et al.  Mémoire sur les élections au scrutin , 1803 .

[17]  Yu Bai,et al.  Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors , 2000, PACS.