Novel Dynamic State-Deflection Method for Gate-Level Design Obfuscation
暂无分享,去创建一个
[1] Mark Mohammad Tehranipoor,et al. Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain , 2014, Proceedings of the IEEE.
[2] Jiliang Zhang,et al. A Practical Logic Obfuscation Technique for Hardware Security , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Jeyavijayan Rajendran,et al. Security analysis of integrated circuit camouflaging , 2013, CCS.
[4] Swarup Bhunia,et al. Security through obscurity: An approach for protecting Register Transfer Level hardware IP , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.
[5] Michael S. Hsiao,et al. Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.
[6] Farinaz Koushanfar,et al. Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management , 2012, IEEE Transactions on Information Forensics and Security.
[7] Brandon Wang,et al. Reconfiguration-Based VLSI Design for Security , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[8] Swarup Bhunia,et al. HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Ramesh Karri,et al. A Primer on Hardware Security: Models, Methods, and Metrics , 2014, Proceedings of the IEEE.
[10] Dick James,et al. The State-of-the-Art in IC Reverse Engineering , 2009, CHES.
[11] Miodrag Potkonjak,et al. Hardware obfuscation using PUF-based logic , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[12] Swarup Bhunia,et al. RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation , 2010, 2010 23rd International Conference on VLSI Design.
[13] Sayak Ray,et al. Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).
[14] Yuejun Zhang,et al. DSD: A Dynamic State-Deflection Method for Gate-Level Netlist Obfuscation , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).
[15] Miodrag Potkonjak,et al. Remote activation of ICs for piracy prevention and digital right management , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[16] Jeyavijayan Rajendran,et al. Fault Analysis-Based Logic Encryption , 2015, IEEE Transactions on Computers.
[17] Antonio García,et al. IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[18] Swarup Bhunia,et al. Security Against Hardware Trojan Attacks Using Key-Based Design Obfuscation , 2011, J. Electron. Test..
[19] Jarrod A. Roy,et al. EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.
[20] Jeyavijayan Rajendran,et al. Belling the CAD: Toward Security-Centric Electronic System Design , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[21] Gang Qu,et al. Security through obscurity: Integrated circuit obfuscation using don't care conditions , 2016, 2016 International Conference on Control, Automation and Information Sciences (ICCAIS).
[22] Ankur Srivastava,et al. Mitigating SAT Attack on Logic Locking , 2016, CHES.
[23] Jeyavijayan Rajendran,et al. VLSI testing based security metric for IC camouflaging , 2013, 2013 IEEE International Test Conference (ITC).
[24] Yaser Jararweh,et al. AES-512: 512-bit Advanced Encryption Standard algorithm design and evaluation , 2011, 2011 7th International Conference on Information Assurance and Security (IAS).