论文信息 - Mixed-mode simulations for power-on ESD analysis

Mixed-mode simulations for power-on ESD analysis

The transient behavior of an on-chip ESD protection device and off-chip components under systemlevel ESD stress is analyzed with mixed-mode simulations. A detailed transient analysis is required to prevent thermal failure when no supply voltage is applied and to prevent latchup when the supply voltage is applied.

[1] Ming-Dou Ker and,et al. Chapter 3. Component-Level Measurement for TLU under System-Level ESD Considerations , 2009 .

[2] Harald Gossner,et al. Study of system ESD codesign of a realistic mobile board , 2011, EOS/ESD Symposium Proceedings.

[3] Gerd Vandersteen,et al. System-level ESD protection of high-voltage tolerant IC pins – A case study , 2011 .

[4] G. Groeseneken,et al. Calibration of very fast TLP transients , 2009, 2009 31st EOS/ESD Symposium.

[5] G. Groeseneken,et al. On-wafer human metal model measurements for system-level ESD analysis , 2009, 2009 31st EOS/ESD Symposium.

[6] G. Groeseneken,et al. Calibrated wafer-level HBM measurements for quasi-static and transient device analysis , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[7] Ming-Dou Ker,et al. Evaluation on board-level noise filter networks to suppress transient-induced latchup in CMOS ICs under system-level ESD test , 2006, IEEE Transactions on Electromagnetic Compatibility.

[8] Charvaka Duvvury,et al. Protecting circuits from the transient voltage suppressor's residual pulse during IEC 61000-4-2 stress , 2009, 2009 31st EOS/ESD Symposium.