A Domino Circuit Technique for Noise-Immune High Fan-In Gates

Noise immunity is an important concern in deep nano-scale technologies, especially for high fan-in gates. In this paper, a new domino circuit technique is proposed by which the noise immunity of high fan-in gates increases while the power consumption reduces. The proposed technique is based on the comparison of two currents, which vary with respect to the voltage across the pull-down network (PDN). By comparing these currents, the voltage level of the dynamic node is pulled up or pulled down depending on the input voltages. Using this technique, the voltage swing on the PDN can be decreased to reduce the power consumption. Moreover, a diode-connected NMOS transistor is added in series with the PDN in the proposed technique. This will result in reducing the subthreshold leakage current due to the stacking effect and, as a result, the noise immunity will improve. To demonstrate the efficacy of the proposed domino design over the conventional techniques, high fan-in gates are designed and compared in 90nm CM...

[1]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[2]  Naresh R. Shanbhag,et al.  An energy-efficient noise-tolerant dynamic circuit technique , 2000 .

[3]  Ali Peiravi,et al.  Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates , 2012, Integr..

[4]  Ali Peiravi,et al.  Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  N. Tzartzanis,et al.  A Leakage Current Replica Keeper for Dynamic Circuits , 2006, IEEE Journal of Solid-State Circuits.

[6]  E.S. Fetzer,et al.  The Parity protected, multithreaded register files on the 90-nm itanium microprocessor , 2006, IEEE Journal of Solid-State Circuits.

[7]  Massimo Alioto,et al.  Understanding the Effect of Process Variations on the Delay of Static and Domino Logic , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Bharadwaj S. Amrutur,et al.  Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Ali Peiravi,et al.  Noise-immune dual-rail dynamic circuit for wide fan-in gates in asynchronous designs , 2012 .

[10]  Na Gong,et al.  Variation Aware Sleep Vector Selection in Dual ${\rm V}_{{{\rm t}}}$ Dynamic OR Circuits for Low Leakage Register File Design , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Mohammad Asyaei,et al.  A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology , 2015, Integr..

[12]  Manisha Pattanaik,et al.  Low Leakage and Highly Noise Immune FinFET-Based Wide Fan-In Dynamic Logic Design , 2015, J. Circuits Syst. Comput..

[13]  Mahshid Nasserian,et al.  A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates , 2016, Integr..

[14]  Pinaki Mazumder,et al.  On circuit techniques to improve noise immunity of CMOS dynamic logic , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Chulwoo Kim,et al.  Noise-Aware Split-Path Domino Logic and its Clock Delaying Scheme , 2007, J. Circuits Syst. Comput..

[16]  Mohamed I. Elmasry,et al.  Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[18]  Ralph Etienne-Cummings,et al.  Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies , 2006, Microelectron. J..

[19]  Elena I. Vatajelu,et al.  Domino logic designs for high-performance and leakage-tolerant applications , 2013, Integr..

[20]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.