New category of ultra-thin notchless 6T SRAM cell layout topologies for sub-22nm

The extent to which the 6T SRAM bit cell can be perpetuated through continued scaling is of enormous technological and economic importance. Understanding the growing limitations in lithography, design and process technology, coupled with the mechanisms which drive systematic mismatch, provides direction in identifying more optimum solutions. We propose an alternative, ultra-thin (UT) SRAM cell layout topology as a means to address many of the challenging bit cell design constraints facing the most advanced CMOS process technologies today. Compared to the industry standard 6T topology, the newly proposed cell offers: 1) a lower bit line capacitance, 2) reduced M1 complexity and 3) notchless design for improved resistance to alignment induced device mismatch.

[1]  M. Raymond,et al.  22 nm technology compatible fully functional 0.1 μm2 6T-SRAM cell , 2008, 2008 IEEE International Electron Devices Meeting.

[2]  Jiajing Wang,et al.  Impact of circuit assist methods on margin and performance in 6T SRAM , 2010 .

[3]  P. Bai,et al.  A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  Andrzej J. Strojwas,et al.  Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  M. Motoyoshi,et al.  A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18 /spl mu/m generation and desirable for ultra high speed operation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[6]  Ying Zhang,et al.  A 4.0 GHz 291 Mb Voltage-Scalable SRAM Design in a 32 nm High-k + Metal-Gate CMOS Technology With Integrated Power Management , 2010, IEEE Journal of Solid-State Circuits.

[7]  M. Weybright,et al.  High performance and low power transistors integrated in 65nm bulk CMOS technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[8]  Lars W. Liebmann,et al.  Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond , 2009, Advanced Lithography.

[9]  Kuan-Lun Cheng.  A Highly Scaled, HighPerformance 45nmBulkLogic CMOS Technology with0.242 , 2007 .

[10]  J. Johnson,et al.  Lateral ion implant straggle and mask proximity effect , 2003 .