PHYSICAL MODEL OF LATERAL PIN PHOTODIODE GATED BY A TRANSPARENT ELECTRODE FABRICATED ON SOI FILM

A novel photoelectric device-Lateral PIN photodiode gated by a transparent electrode (LPIN PD-GTE) fabricated on SOI film is proposed. Its physical model is presented based on standard semiconductor equations. In this device, recombination of carriers is ignored due to its operation in depletion region and high electric field strength (E > 1 × 104V/m). Numerical calculation indicates that LPIN PD-GTE has high sensitivity and SNR (Signal to Noise Ratio). This model allows one to predict and optimize the photoelectric characteristics of LPIN PD-GTE.

[1]  D. Flandre,et al.  Physical modeling and design of thin-film SOI lateral PIN photodiodes , 2005, IEEE Transactions on Electron Devices.

[2]  Classical and Semiclassical Models , 1989 .

[3]  A. Blanksby,et al.  Performance analysis of a color CMOS photogate image sensor , 2000 .

[4]  Nicola Zorzi,et al.  High-performance PIN photodiodes on TMAH thinned silicon wafers , 2008, Microelectron. J..

[5]  Joe C. Campbell,et al.  CMOS-compatible high-speed planar silicon photodiodes fabricated on SOI substrates , 2002 .

[6]  J.C. Campbell,et al.  High-speed monolithically integrated silicon optical receiver fabricated in 130-nm CMOS technology , 2002, IEEE Photonics Technology Letters.

[7]  Y. Vygranenko,et al.  Optically transparent ZnO-based n–i–p ultraviolet photodetectors , 2007 .

[8]  Hon-Sum Philip Wong,et al.  Technology and device scaling considerations for CMOS imagers , 1996 .

[9]  Michiel Steyaert,et al.  Integrated CMOS Circuits for Optical Communications , 2004 .

[10]  N. Sugiyama,et al.  Strain relaxation in strained-Si layers on SiGe-on-insulator substrates , 2006, 2006 International SiGe Technology and Device Meeting.

[11]  M. Kummer,et al.  Heterojunction photodiodes fabricated from Ge/Si (1 0 0) layers grown by low-energy plasma-enhanced CVD , 2006 .

[12]  K. Wong,et al.  High‐speed and high‐sensitivity silicon‐on‐insulator metal‐semiconductor‐metal photodetector with trench structure , 1996 .

[13]  Franco Zappa,et al.  A VLSI-compatible high-speed silicon photodetector for optical data link applications , 1996 .

[14]  J.C. Campbell,et al.  A high-speed monolithic silicon photoreceiver fabricated on SOI , 2000, IEEE Photonics Technology Letters.

[15]  Denis Flandre,et al.  Characterization of quantum efficiency, effective lifetime and mobility in thin film ungated SOI lateral PIN photodiodes , 2007 .

[16]  Study of a line width estimation model for laser micro material processing using a photodiode , 2007 .

[18]  Denis Flandre,et al.  Monolithically integrated 10 Gbit/s photodiode and transimpedance amplifier in thin-film SOI CMOS technology , 2006 .

[19]  D. Vasileska,et al.  Semiconductor Device Modeling , 2008 .