Highly integrated InP HBT optical receivers

This paper presents two highly integrated receiver circuits fabricated in InP heterojunction bipolar transistor (HBT) technology operating at up to 2.5 and 7.5 Gb/s, respectively. The first IC is a generic digital receiver circuit with CMOS-compatible outputs. It integrates monolithically an automatic-gain-control amplifier, a digital clock and data recovery circuit, and a 1:8 demultiplexer, and consumes an extremely low 340 mW of power at 3.3 V, including output buffers. It can realize a full optical receiver when connected to a photo detector/preamplifier front end. The second circuit is a complete multirate optical receiver application-specific integrated circuit (ASIC) that integrates a photodiode, a transimpedance amplifier, a limiting amplifier, a digital clock and data recovery circuit, a 1:10 demultiplexer, and the asynchronous-transfer-mode-compatible word synchronization logic. It is the most functionally complex InP HBT optoelectronic integrated circuit reported to date. A custom package has also been developed for this ASIC.

[1]  S. Chandrasekhar,et al.  Performance of 8-channel OEIC receiver array in 8 x 2.5 Gb/s WDM transmission experiment , 1997, IEEE Photonics Technology Letters.

[2]  T. Oka,et al.  Device technology of InP/InGaAs HBTs for 40-Gb/s optical transmission application , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[3]  H. Yano.  16x16 Two-Dimensional Optoelectronic Integrated Receiver Array for Highly Parallel Interprocessor Networks , 1997 .

[4]  Mehmet Soyuer.  A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology , 1993 .

[5]  T. Suzaki,et al.  A 2.4 Gb/s receiver and a 1:16 demultiplexer in one chip using a super self-aligned selectively grown SiGe base (SSSB) bipolar transistor , 1996 .

[6]  Eiichi Sano,et al.  23 GHz bandwidth monolithic photoreceiver compatible with InP/InGaAs double-heterojunction bipolar transistor fabrication process , 1994 .

[7]  Adele E. Schmitz,et al.  An InP-based HBT fab for high-speed digital, analog, mixed-signal, and optoelectronic ICs , 1995, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995.

[8]  Z.-G. Wang,et al.  20-40 Gbit/s 0.2 /spl mu/m GaAs HEMT chip set for optical data receiver , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[9]  L. M. Lunardi.  InP-based monolithically integrated photoreceivers , 1997, Conference Proceedings. 1997 International Conference on Indium Phosphide and Related Materials.

[10]  R. Walden,et al.  An InP HBT low power receiver IC integrating AGC amplifier, clock recovery circuit and demultiplexers , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[11]  R.H. Walden,et al.  A review of recent progress in InP-based optoelectronic integrated circuit receiver front-ends , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[12]  C. H. Joyner.  Large scale PICs in III-Vs-unique problems and opportunities , 1996, Proceedings of 8th International Conference on Indium Phosphide and Related Materials.

[13]  T. Yamamoto,et al.  InGaP/GaAs HBT-IC chipset for 10-Gb/s optical receiver , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.