Investigation of the fluid/structure interaction phenomenon in IC packaging

Abstract In the present study, experiment and simulation studies were conducted on the fluid/structure interaction (FSI) analysis of integrated circuit (IC) packaging. The visualisation of FSI phenomenon in the actual package is difficult due to limitations of package size, available equipment, and the high cost of the experimental setup. However, the experimental data are necessary to validate the simulation results in the FSI analysis of IC packaging. Scaled-up package size was fabricated to emulate the encapsulation of IC packaging and to study the effects of FSI phenomenon in the moulded package. The interaction between the fluid and the structure was observed. The deformation of the imitated chip was studied experimentally. The air-trap mechanism that occurred during the experiment is also presented in this paper. Simulation technique was utilised to validate the experimental result and to describe the physics of FSI. The predicted flow front was validated well by the experiment. Hence, the virtual modelling technique was proven to be excellent in handling this problem. The study also extends FSI modelling in actual-size packaging.

[1]  Sheng-Jye Hwang,et al.  Three-Dimensional Paddle Shift Modeling for IC Packaging , 2005 .

[2]  Mahesh Gupta,et al.  Numerical and Experimental Investigation of Microchip Encapsulation , 1998 .

[3]  F. Su,et al.  Three-dimensional modeling of mold filling in microelectronics encapsulation process , 2004, IEEE Transactions on Components and Packaging Technologies.

[4]  John H. Lau,et al.  TSV manufacturing yield and hidden costs for 3D IC integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[5]  Yaomin Lin,et al.  Package design and materials selection optimization for overmolded flip chip packaging , 2006, IEEE Transactions on Advanced Packaging.

[6]  Nokibul Islam,et al.  Study of FCMBGA with low CTE core substrate , 2009, 2009 59th Electronic Components and Technology Conference.

[7]  S. A. Bidstrup-Allen,et al.  Computational Modeling and Validation of the Encapsulation of Plastic Packages by Transfer Molding , 2000 .

[8]  M. Abdul Mujeebu,et al.  Effect of vertical stacking dies on flow behavior of epoxy molding compound during encapsulation of stacked-chip scale packages , 2010 .

[9]  M. K. Abdullah,et al.  Numerical analysis on the effects of different inlet gates and gap heights in TQFP encapsulation process , 2011 .

[10]  Harri Hakula,et al.  The Fifth World Congress on Computational Mechanics (WCCM V), July 7-12, Vienna, Austria , 2002 .

[11]  K.M. Chen,et al.  Comparing the Impacts of the Capillary and the Molded Underfill Process on the Reliability of the Flip-Chip BGA , 2008, IEEE Transactions on Components and Packaging Technologies.

[12]  W. R. Jong,et al.  Wire density in CAE analysis of high pin-count IC packages : Simulation and verification , 2005 .

[13]  Choonheung Lee,et al.  A study on the rheological characterization and flow modeling of molded underfill (MUF) for optimized void elimination design , 2008, 2008 58th Electronic Components and Technology Conference.

[14]  Ching-ping Wong,et al.  Flip Chip Underfill: Materials, Process, and Reliability , 2009 .

[15]  Dae-Gon Kim,et al.  Investigations of the test parameters and bump structures in the shear test of flip chip solder bump , 2006 .

[16]  K. N. Tu,et al.  Reliability challenges in 3D IC packaging technology , 2011, Microelectron. Reliab..

[17]  Rong-Sheng Chen,et al.  Effects of solder joint structure and shape on thermal reliability of plastic ball grid array package , 2006 .

[18]  C. Y. Khor,et al.  Study on the fluid/structure interaction at different inlet pressures in molded packaging , 2011 .

[19]  Sheng-Jye Hwang,et al.  Simulations and experiments of three-dimensional paddle shift for IC packaging , 2008 .

[20]  M.Z. Abdullah,et al.  Study of Flow Visualization in Stacked-Chip Scale Packages (S-CSP) , 2006, 2006 IEEE International Conference on Semiconductor Electronics.

[21]  Chee Choong Kooi,et al.  Underfilling flip chip packages with transfer molding technologies , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[23]  Y. Wang,et al.  Characterization of molded underfill material for flip chip ball grid array packages , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).