A Design of The Buffer Circuit having Minimum Delay Time