An optimized gate-loop layout for multi-chip SiC MOSFET power modules

This paper investigates the impact of gate-loop layouts on the switching loss of a multi-chip silicon carbide metal-oxide-semiconductor field-effect-transistor (MSOFET) power module. Six gate loop layouts are proposed and evaluated in switching simulations. A 16.2% difference on the total switching loss is observed between a good and a bad gate loop layout. The results shows that the total switching loss can be reduced with a "reverse matching arrangement" between the gate loop and the power loop. Specifically, to assign a short gate loop to the device that has a large power-loop inductance, and vice versa. In addition, shared traces from the gate driver to the paralleled devices could further reduce the total switching loss.

[1]  H. Mantooth,et al.  A high temperature, double-sided cooling SiC power electronics module , 2013, 2013 IEEE Energy Conversion Congress and Exposition.

[2]  D. Boroyevich,et al.  An ultra-fast SiC phase-leg module in modified hybrid packaging structure , 2014, 2014 IEEE Energy Conversion Congress and Exposition (ECCE).

[3]  Dushan Boroyevich,et al.  A Novel Hybrid Packaging Structure for High-Temperature SiC Power Modules , 2013, IEEE Transactions on Industry Applications.

[4]  Leon M. Tolbert,et al.  P-cell and N-cell based IGBT module: Layout design, parasitic extraction, and experimental verification , 2011, 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[5]  P. Vaculík.  The properties of SiC in comparison with Si semiconductor devices , 2013, 2013 International Conference on Applied Electronics.

[6]  D. Divan,et al.  Characterization and performance comparison of reverse blocking SiC and Si based switch , 2013, The 1st IEEE Workshop on Wide Bandgap Power Devices and Applications.

[7]  Xiongfei Wang,et al.  Influences of Device and Circuit Mismatches on Paralleling Silicon Carbide MOSFETs , 2016, IEEE Transactions on Power Electronics.

[8]  Stig Munk-Nielsen,et al.  Circuit mismatch influence on performance of paralleling silicon carbide MOSFETs , 2014, 2014 16th European Conference on Power Electronics and Applications.

[9]  Leon M. Tolbert,et al.  Reduction of stray inductance in power electronic modules using basic switching cells , 2010, 2010 IEEE Energy Conversion Congress and Exposition.

[10]  D. Boroyevich,et al.  Behavioral comparison of Si and SiC power MOSFETs for high-frequency applications , 2013, 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).