CMOS implementation of envelope detector circuit in 0.18µm Process

This paper presents an envelope detector circuit design for RFID applications implemented in 0.18µm CMOS technology. Towards the design compatibility with standard digital CMOS process, the doubler cell, diode connected PMOS and low transconductance transistor are chosen to place in the rectifier section and to replace the conventional diode as well as the resistor. The proposed envelope detector circuit was simulated with a 150mV – 250mV input signal. With 0.2 modulation index at 900MHz carrier frequency, the power dissipation is found to be 18.8µW at 27°C.

[1]  M.P. Flynn,et al.  A new transponder architecture with on-chip ADC for long-range telemetry applications , 2006, IEEE Journal of Solid-State Circuits.

[2]  G. Iannaccone,et al.  Design criteria for the RF section of UHF and microwave passive RFID transponders , 2005, IEEE Transactions on Microwave Theory and Techniques.

[3]  Ahmed Ashry,et al.  A compact low-power UHF RFID tag , 2009, Microelectron. J..

[4]  C. Dehollain,et al.  Remotely powered addressable UHF RFID integrated system , 2005, IEEE Journal of Solid-State Circuits.

[5]  Bomson Lee,et al.  Development of Long-Range UHF-band RFID Tag chip Using Schottky Diodes in Standard CMOS Technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[6]  Oliver Chiu-sing Choy,et al.  Design of passive UHF RFID tag in 130nm CMOS technology , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[7]  Martin Fischer,et al.  Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power , 2003, IEEE J. Solid State Circuits.