Systematic analysis for static and dynamic drops in power supply grids of 3-D integrated circuits

In recent emerging 3-D chip integration techniques, on-chip power supply grids are interconnected vertically by through silicon vias (TSVs). The operational currents required by each functional device in the integrated circuits (ICs) are supplied through vertical power and ground TSVs, and horizontal power grids. Accurate estimation of power supply noise (i.e., static and dynamic drops) in a 3-D power distribution network is crucial for a robust power supply design. Fast switching speed of the devices complicated the accurate analysis of the worst case power supply noise. In this paper, we present a systematic approach to analyse the static and dynamic drops for the power supply grids in 3-D ICs. The approach is further extended to study the planning of decoupling capacitors in 3D ICs to contain power supply noise.

[1]  Soha Hassoun,et al.  System-level comparison of power delivery design for 2D and 3D ICs , 2009, 2009 IEEE International Conference on 3D System Integration.

[2]  Madhavan Swaminathan,et al.  On-Chip Power-Grid Simulation Using Latency Insertion Method , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  En-Xiao Liu,et al.  Interconnect design and analysis for Through Silicon Interposers (TSIs) , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[4]  Jun Chen,et al.  Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Sachin S. Sapatnekar,et al.  Addressing thermal and power delivery bottlenecks in 3D circuits , 2009, 2009 Asia and South Pacific Design Automation Conference.

[6]  Sung Kyu Lim,et al.  Routing optimization of multi-modal interconnects in 3D ICs , 2009, 2009 59th Electronic Components and Technology Conference.

[7]  G. Venezian,et al.  On the resistance between two points on a grid , 1994 .

[8]  Gang Huang,et al.  Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[9]  Hannu Tenhunen,et al.  Modeling of peak-to-peak switching noise along a vertical chain of power distribution TSV pairs in a 3D stack of ICs interconnected through TSVs , 2010, NORCHIP 2010.

[10]  Eby G. Friedman,et al.  Fast algorithms for power grid analysis based on effective resistance , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  Patrik Larsson,et al.  di/dt Noise in CMOS Integrated Circuits , 1997 .