MERLIN: a device diagnosis system based on analytic models

An approach to computer-aided interpretation of parametric test data for integrated circuit process-problem diagnosis is presented. In contrast to a conventional expert system, which reasons with a knowledge base consisting of rules acquired from human experts, the system presented centers its knowledge around analytic device equations. By using equations as the basis of the system knowledge, a more universal, well-organized, and concise level of knowledge is encoded. With the use of objects to present this knowledge, a great deal of useful information outside that described by only the symbolic expressions can be represented, and extension to qualitative or numeric models should be straightforward. The result is an expressive, well-organized, easily built, and easily maintained knowledge base. The authors describe the system's interactive graphical displays and the automatic data interpretation algorithms. Examples evaluating n-channel metal oxide semiconductor (NMOS) parameter variations, interconnect parameter variations, and interconnect yields are used for illustration. >

[1]  Paul G. Hoel,et al.  Introduction to Probability Theory , 1972 .

[2]  S.W. Director,et al.  An efficient methodology for building macromodels of IC fabrication processes , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Wojciech Maly,et al.  Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Jay M. Tenenbaum,et al.  PIES: An Engineer's Do-It-Yourself Knowledge System for Interpretation of Parametric Test Data , 1986, AI Mag..

[5]  Reid G. Simmons,et al.  Qualitative Simulation of Semiconductor Fabrication , 1986, AAAI.

[6]  W. Lukaszek,et al.  Test chip based approach to automated diagnosis of CMOS yield problems , 1990 .

[7]  Edward A. Felgenbaum The art of artificial intelligence: themes and case studies of knowledge engineering , 1977, IJCAI 1977.

[8]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[9]  F.N.H. Montijn-Dorgelo,et al.  Expert System For Test Structure Data Interpretation , 1988, Proceedings of the IEEE International Conference on Microelectronic Test Structures.

[10]  A.J. Strojwas,et al.  Using spatial information to analyze correlations between test structure data , 1990, International Conference on Microelectronic Test Structures.

[11]  Andrzej J. Strojwas,et al.  A Methodology for Optimal Test Structure Design for Statistical Process Characterization and Diagnosis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  J.Y.-C. Pan,et al.  AESOP: a simulation-based knowledge system for CMOS process diagnosis , 1989 .

[13]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[14]  Edward H. Shortliffe,et al.  Production Rules as a Representation for a Knowledge-Based Consultation Program , 1977, Artif. Intell..

[15]  David Serrano,et al.  Constraint Management in Conceptual Design , 1989 .

[16]  Bruce G. Buchanan,et al.  Design of Knowledge-Based Systems with a Knowledge-Based Assistant , 1988, IEEE Trans. Software Eng..