A 66.1 Gbps single-pipeline AES on FPGA
暂无分享,去创建一个
[1] Simon Heron,et al. Encryption: Advanced Encryption Standard (AES) , 2009 .
[2] Kris Gaj,et al. FPGA and ASIC Implementations of AES , 2009, Cryptographic Engineering.
[3] Lars R. Knudsen,et al. Advanced Encryption Standard (AES) - An Update , 1999, IMACC.
[4] Yajun Ha,et al. FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area Network , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Habibullah Jamal,et al. An Efficient High Throughput FPGA Implementation of AES for Multi-gigabit Protocols , 2012, 2012 10th International Conference on Frontiers of Information Technology.
[6] Wolfgang Fichtner,et al. FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications , 2010, 2010 Proceedings of ESSCIRC.
[7] John D'Ambrosia. 40 gigabit Ethernet and 100 gigabit Ethernet: The development of a flexible architecture [Commentary] , 2009, IEEE Communications Magazine.
[8] Gang Zhou,et al. Efficient and High-Throughput Implementations of AES-GCM on FPGAs , 2007, 2007 International Conference on Field-Programmable Technology.
[9] Gang Zhou,et al. Improving Throughput of AES-GCM with Pipelined Karatsuba Multipliers on FPGAs , 2009, ARC.