A noise-coupled low-distortion delta-sigma ADC with shifted loop delays

A low-power low-distortion ΔΣ ADC topology with shifted loop delays is proposed. Compared to the conventional low-distortion modulator, this topology can relax the critical timing for quantization and DEM by shifting the loop delay from the last integrator to the feedback path. Also, by adding one more feedback path, the last integrator can achieve both integration and active summation. Noise-coupled technique can also be utilized in the proposed modulator. To verify the effectiveness of this topology, a third-order noise-coupled ΔΣ modulator is analyzed and simulated.

[1]  Michael M. Miyamoto,et al.  An 80/100MS/s 76.3/70.1dB SNDR /spl Delta//spl Sigma/ ADC for Digital TV Receivers , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  David A. Johns,et al.  Charge-pump based switched-capacitor integrator for ΔΣ modulators , 2010 .

[3]  Ahmed Gharbiya,et al.  On the implementation of input-feedforward delta-sigma modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Pavan Kumar Hanumolu,et al.  Design Techniques for Wideband Discrete-Time Delta-Sigma ADCs With Extra Loop Delay , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Un-Ku Moon,et al.  A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer , 2011, IEEE Journal of Solid-State Circuits.

[6]  Un-Ku Moon,et al.  A third-order DT ΔΣ modulator using noise-shaped bidirectional single-slope quantizer , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[8]  Xin Meng,et al.  Charge compensation technique for switched-capacitor circuits , 2012 .

[9]  Gabor C. Temes,et al.  An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and -98 dB THD , 2009, IEEE J. Solid State Circuits.

[10]  Gabor C. Temes,et al.  Improved low-distortion ΔΣ ADC topology , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[11]  M.Z. Straayer,et al.  A 10-bit 20MHz 38mW 950MHz CT ΣΔ ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13u cmos , 2007, 2007 IEEE Symposium on VLSI Circuits.