CATALYST: Planning layer directives for effective design closure
暂无分享,去创建一个
[1] Jason Cong,et al. Interconnect delay estimation models for synthesis and design planning , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[2] Igor L. Markov,et al. RUMBLE: An Incremental Timing-Driven Physical-Synthesis Optimization Algorithm , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Kun Yuan,et al. BoxRouter 2.0: architecture and implementation of a hybrid and robust global router , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[4] Sachin S. Sapatnekar,et al. GLARE: Global and local wiring aware routability evaluation , 2012, DAC Design Automation Conference 2012.
[5] Michael D. Moffitt. MaizeRouter: Engineering an Effective Global Router , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Yao-Wen Chang,et al. High-performance global routing with fast overflow reduction , 2009, 2009 Asia and South Pacific Design Automation Conference.
[7] Jarrod A. Roy,et al. What makes a design difficult to route , 2010, ISPD '10.
[8] Gi-Joon Nam,et al. Techniques for Fast Physical Synthesis , 2007, Proceedings of the IEEE.
[9] Yue Xu,et al. FastRoute 4.0: Global router with efficient via minimization , 2009, 2009 Asia and South Pacific Design Automation Conference.
[10] T.-C. Wang,et al. Congestion-Constrained Layer Assignment for Via Minimization in Global Routing , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Shiyan Hu,et al. A polynomial time approximation scheme for timing constrained minimum cost layer assignment , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[12] Lawrence T. Pileggi,et al. RICE: rapid interconnect circuit evaluation using AWE , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Ting-Chi Wang,et al. GLADE: A modern global router considering layer directives , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[14] Cliff C. N. Sze,et al. Wire synthesizable global routing for timing closure , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[15] Shiyan Hu,et al. Fast interconnect synthesis with layer assignment , 2008, ISPD '08.
[16] C. L. Liu,et al. Optimization of the maximum delay of global interconnects duringlayer assignment , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Louise Trevillyan,et al. An integrated environment for technology closure of deep-submicron IC designs , 2004, IEEE Design & Test of Computers.
[18] Sachin S. Sapatnekar,et al. Accurate estimation of global buffer delay within a floorplan , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[19] Shiyan Hu,et al. A Fully Polynomial-Time Approximation Scheme for Timing-Constrained Minimum Cost Layer Assignment , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.
[20] Yici Cai,et al. Timing Driven Layer Assignment Considering Via Resistance and Coupling Capacitance , 2007, 2007 International Conference on Communications, Circuits and Systems.
[21] Ting-Chi Wang,et al. An enhanced global router with consideration of general layer directives , 2011, ISPD '11.
[22] Natarajan Viswanathan,et al. The DAC 2012 routability-driven placement contest and benchmark suite , 2012, DAC Design Automation Conference 2012.
[23] Jarrod A. Roy,et al. High-Performance Routing at the Nanometer Scale , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[24] Ting-Chi Wang,et al. NTHU-Route 2.0: A fast and stable global router , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.