Improving gate-level ATPG by traversing concurrent EFSMs

The paper describes a high-level pseudodeterministic ATPG that explores the DUT state space by exploiting an easy-to-traverse extended FSM model. Testing of hard-to-detect faults is thus improved. Generated test sequences are very effective in detecting both high-level faults and gate-level stuck-at faults. Thus, the reuse of test sequences generated by the proposed ATPG allows to improve the stuck-at fault coverage and to reduce the execution time of commercial gate-level ATPGs.

[1]  Franco Fummi,et al.  Logic-level mapping of high-level faults , 2005, Integr..

[2]  Fabrizio Ferrandi,et al.  Implicit test generation for behavioral VHDL models , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Franco Fummi,et al.  A Pseudo-Deterministic Functional ATPG based on EFSM Traversing , 2005, 2005 Sixth International Workshop on Microprocessor Test and Verification.

[4]  Pedro J. Gil,et al.  Comparison and application of different VHDL-based fault injection techniques , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[5]  Rohit Kapur.  High level ATPG is important and is on its way! , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  F. Fummi,et al.  EFSM Manipulation to Increase High-Level ATPG , 2006 .

[7]  Michael S. Hsiao,et al.  Efficient sequential atpg for functional rtl circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[8]  Robert M. Hierons,et al.  Expanding an extended finite state machine to aid testability , 2002, Proceedings 26th Annual International Computer Software and Applications.

[9]  M. Ümit Uyar,et al.  A method enabling feasible conformance test sequence generation for EFSM models , 2004, IEEE Transactions on Computers.

[10]  Giovanni Squillero,et al.  Effective techniques for high-level ATPG , 2001, Proceedings 10th Asian Test Symposium.

[11]  Ian G. Harris,et al.  Design validation of behavioral VHDL descriptions for arbitrary fault models , 2005, European Test Symposium (ETS'05).

[12]  Franco Fummi,et al.  Genetic algorithms: the philosopher's stone or an effective solution for high-level TPG? , 2003, Eighth IEEE International High-Level Design Validation and Test Workshop.

[13]  Bin Li,et al.  A novel SAT all-solutions solver for efficient preimage computation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[14]  Kwang-Ting Cheng,et al.  Efficient conflict-based learning in an RTL circuit constraint solver , 2005, Design, Automation and Test in Europe.

[15]  Srivaths Ravi,et al.  Test generation for non-separable RTL controller-datapath circuits using a satisfiability based approach , 2003, Proceedings 21st International Conference on Computer Design.

[16]  Franco Fummi,et al.  FATE: a Functional ATPG to Traverse Unstabilized EFSMs , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[17]  Irith Pomeranz,et al.  Conflict driven techniques for improving deterministic test pattern generation , 2002, ICCAD 2002.

[18]  Franco Fummi,et al.  LAERTE++: an Object Oriented High-level TPG for SystemC Designs , 2003, FDL.

[19]  Kwang-Ting Cheng,et al.  Automatic generation of functional vectors using the extended finite state machine model , 1996, TODE.

[20]  Daniel D. Gajski,et al.  Essential Issues in Codesign , 1997 .

[21]  Masahiro Fujita,et al.  Automatic test pattern generation for functional register-transferlevel circuits using assignment decision diagrams , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..