A programmable FIR digital filter using CSD coefficients

An area-efficient programmable FIR digital filter using canonic signed-digit (CSD) coefficients was implemented that uses a switchable unit-delay to allocate the desired number of nonzero CSD coefficient digits to each filter tap. The prototype chip can allocate up to 16 pairs of nonzero CSD coefficient digits for a linear-phase filter, thus realizing filters with 32 linear-phase taps operating at 180 MHz with two nonzero CSD digits per filter tap. Additional nonzero CSD digits can be allocated to filter taps at the penalty of a reduced filter length and a reduced data-rate. The chip was implemented with 16-bit I/O in a die size of 5.9 mm by 3.4 mm using 1.0-/spl mu/m CMOS technology.

[1]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[2]  H. Samueli,et al.  An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[3]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[4]  M. Hatamian,et al.  A 100 MHz 40-tap programmable FIR filter chip , 1990, IEEE International Symposium on Circuits and Systems.

[5]  Bede Liu,et al.  A high speed programmable digital FIR filter , 1990, International Conference on Acoustics, Speech, and Signal Processing.

[6]  H. Samueli,et al.  A silicon compiler for high-speed CMOS multirate FIR digital filters , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[7]  H. Samueli,et al.  A 150-mhz 43-tap Half-band Fir Digital Filter In 1.2-/spl mu/m Cmos Generated By Silicon Compiler , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[8]  Yong Ching Lim,et al.  A polynomial-time algorithm for designing digital filters with power-of-two coefficients , 1993, 1993 IEEE International Symposium on Circuits and Systems.