Robust and flexible FPGA-based digital PUF

We have developed the first FPGA-based digital physical unclonable function (PUF) by leveraging the reconfigurability of an FPGA and introducing a new way of using the standard analog delay PUF. The key observation is that for any analog delay PUF, there is a subset of challenge inputs for which the PUF output is stable regardless of operation and environmental conditions. We use only such stable inputs to initialize the look-up tables (LUTs) that are configured in such a way that the digital PUF is formed. We demonstrate the effectiveness of the new security primitive using extensive simulation and experimental results. For example, we show that the new PUF is resistant against a wide spectrum of security attacks and its output stream passes all the NIST randomness tests.

[1]  Srinivas Devadas,et al.  Silicon physical random functions , 2002, CCS '02.

[2]  Miodrag Potkonjak,et al.  Digital bimodal function: An ultra-low energy security primitive , 2013, International Symposium on Low Power Electronics and Design (ISLPED).

[3]  Patrick Schaumont,et al.  A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..

[4]  Stephen A. Benton,et al.  Physical one-way functions , 2001 .

[5]  Miodrag Potkonjak,et al.  Hardware-Based Public-Key Cryptography with Public Physically Unclonable Functions , 2009, Information Hiding.

[6]  Miodrag Potkonjak,et al.  Matched Digital PUFs for Low Power Security in Implantable Medical Devices , 2014, 2014 IEEE International Conference on Healthcare Informatics.

[7]  Miodrag Potkonjak,et al.  Lightweight secure PUFs , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[8]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  R. Pappu,et al.  Physical One-Way Functions , 2002, Science.

[10]  Miodrag Potkonjak,et al.  Lightweight digital hardware random number generators , 2013, 2013 IEEE SENSORS.

[11]  Srinivas Devadas,et al.  FPGA PUF using programmable delay lines , 2010, 2010 IEEE International Workshop on Information Forensics and Security.

[12]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[13]  Miodrag Potkonjak,et al.  Differential public physically unclonable functions: Architecture and applications , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Ingrid Verbauwhede,et al.  Experimental evaluation of Physically Unclonable Functions in 65 nm CMOS , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[15]  Miodrag Potkonjak,et al.  Testing Techniques for Hardware Security , 2008, 2008 IEEE International Test Conference.

[16]  Jorge Guajardo,et al.  FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.