Efficient modeling of interconnections in a VLSI circuit

An efficient method is presented for modelling the parasitic capacitance of interconnections in a VLSI circuit. The method is three-dimensional and based on a combination of the Green's function method and a recently proposed technique for inverting partially specified, positive definite matrices. It yields a reduced yet accurate model and requires O(s) time and O( square root s) storage, where s is the size of the layout.<<ETX>>

[1]  Ed F. Deprettere,et al.  Approximate Inversion Of Positive Definite Matrices, Specified On A Multiple Band , 1988, Optics & Photonics.

[2]  Patrick Dewilde,et al.  New algebraic methods for modelling large-scale integrated circuits , 1988 .

[3]  Patrick Dewilde,et al.  SPIDER: capacitance modelling for VLSI interconnections , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Three-dimensional capacitance evaluation on a Connection Machine , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Charles R. Johnson,et al.  Positive definite completions of partial Hermitian matrices , 1984 .

[6]  Albert Seidl,et al.  CAPCAL-a 3-D capacitance solver for support of CAD systems , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  C.D. Taylor,et al.  On the parasitic capacitances of multilevel parallel metallization lines , 1985, IEEE Transactions on Electron Devices.

[8]  E. M. Buturla,et al.  VLSI wiring capacitance , 1985 .

[9]  W. H. Dierking,et al.  VLSI parasitic capacitance determination by flux tubes , 1982, IEEE Circuits & Systems Magazine.

[10]  Albert E. Ruehli,et al.  Capacitance models for integrated circuit metallization wires , 1975 .

[11]  Erich Barke,et al.  Line-to-ground capacitance calculation for VLSI: a comparison , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..