Image processing using one-dimensional processor arrays

The first half of this paper presents the design rationale for CNAPS, a specialized one-dimensional (1-D) processor array developed by Adaptive Solutions Inc. In this context, we discuss the problem of Amdahl's law which severely constrains special-purpose architectures. We also discuss specific architectural decisions such as the kind of parallelism, the computational precision of the processors, on-chip versus off-chip processor memory, and-most importantly-the interprocessor communication architecture. We argue that, for our particular set of applications, a 1-D architecture gives the best "bang for the buck", even when compared to the more traditional two-dimensional (2-D) architecture. The second half of this paper describes how several simple algorithms map to the CNAPS array. Our results show that the CNAPS 1-D array offers excellent performance over a range of IP algorithms. We also briefly look at the performance of CNAPS as a pattern recognition engine because many image processing and pattern recognition problems are intimately related.

[1]  S. S. Wilson,et al.  The AIS-5000 Parallel Processor , 1988, IEEE Trans. Pattern Anal. Mach. Intell..

[2]  Dan Hammerstrom A Highly Parallel Digital Architecture for Neural Network Emulation , 1991 .

[3]  G. Hutcheson,et al.  Technology and Economics in the Semiconductor Industry , 1996 .

[4]  V. K. Prasanna Kumar,et al.  Parallel architectures and algorithms for image understanding , 1991 .

[5]  Pieter P. Jonker Why linear arrays are better image processors , 1994, Proceedings of the 12th IAPR International Conference on Pattern Recognition, Vol. 2 - Conference B: Computer Vision & Image Processing. (Cat. No.94CH3440-5).

[6]  Joseph JáJá,et al.  Efficient Image Processing Algorithms on the Scan Line Array Processor , 1993, 1993 International Conference on Parallel Processing - ICPP'93.

[7]  Gregory A. Baxes,et al.  Digital image processing - principles and applications , 1994 .

[8]  Murray Smith,et al.  Neural Networks for Statistical Modeling , 1993 .

[9]  M. J. Quinn,et al.  Parallel Computing: Theory and Practice , 1994 .

[10]  R. Pinkham,et al.  An 11-million Transistor Neural Network Execution Engine , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Terrence J. Sejnowski,et al.  NETtalk: a parallel network that learns to read aloud , 1988 .

[12]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[13]  Ruby B. Lee Accelerating multimedia with enhanced microprocessors , 1995, IEEE Micro.

[14]  Geoffrey E. Hinton,et al.  Learning internal representations by error propagation , 1986 .

[15]  Joseph JáJá,et al.  Efficient Image Processing Algorithms on the Scan Line Array Processor , 1995, IEEE Trans. Pattern Anal. Mach. Intell..