论文信息 - Performance analysis of full adder (FA) cells

Performance analysis of full adder (FA) cells

Since full adders play a vital role in electronics design, new ideas, investigations and study cases for constructing full-adders are required. This paper presents a comprehensive study of 24 different single-bit full adder (FA) topologies. All FA cells are designed using 0.18μm Silterra transistor models. Each FA cell is analyzed in terms of power and delay. The design and simulation of each FA cell are performed using Hspice simulator. The results of this paper are expected to assist designers to select the appropriate FA cell that meets their specific applications.

Phuong Thi Yen | Noor Faizah Zainul Abidin | Azrul Bin Ghazali

[1] Chip-Hong Chang,et al. A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[2] Tarek Darwish,et al. Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3] Mostafa Rahimi Azghadi,et al. Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[4] W. Badawy,et al. Low-power single-bit full adder cells , 2003, Canadian Journal of Electrical and Computer Engineering.

[5] M.Hosseinghadiry,et al. Two New Low Power High Performance Full Adders with Minimum Gates , 2009 .

[6] John P. Uyemura. Introduction to VLSI Circuits and Systems , 2001 .