The Advanced Encryption Standard, AES, is commonly used to provide data confidentiality and authentication in several security systems. Designing efficient hardware architecture with small hardware resource usage is a challenge. In this paper, a new technique for the FPGA implementation of the Subbyte and MixColumn transformations, an important part of AES, is introduced. Sub-byte transformation in AES is operated using S-box for each byte. The hardware complexity in AES is dominated by AES substitution box (S-box). S-box is considered as one of the most complicated and costly part of the system due to its non-linear structure. It has high power consumption and high design complexity. In this paper, S-box is optimized by using multiplexer logic design. It is compared to the typical ROM based lookup table and the combinational logic designs. The MixColumn is also optimised by shifting the bytes and reusing the resources. This is also done using the multiplexer logic.
[1]
Keshab K. Parhi,et al.
High-speed VLSI architectures for the AES algorithm
,
2004,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2]
Warsuzarina Mat Jubadi,et al.
Design of AES S-box using combinational logic optimization
,
2010,
2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA).
[3]
P. V. Ananda Mohan,et al.
Implementation of AES S-Boxes using combinational logic
,
2008,
ISCAS.
[4]
Yong-Je Choi,et al.
Low Power Circuit Architecture of AES Crypto Module for Wireless Sensor Network
,
2007
.