A Study on Practically Unlimited Endurance of STT-MRAM

Magnetic tunnel junctions integrated for spin-transfer torque magnetoresistive random-access memory are by far the only known solid-state memory element that can realize a combination of fast read/write speed and high endurance. This paper presents a comprehensive validation of high endurance of deeply scaled perpendicular magnetic tunnel junctions (pMTJs) in light of various potential spin-transfer torque magnetoresistive random-access memory (STT-MRAM) use cases. A statistical study is conducted on the time-dependent dielectric breakdown (TDDB) properties and the dependence of the pMTJ lifetime on voltage, polarity, pulsewidth, duty cycle, and temperature. The experimental results coupled with TDDB models project $> 10^{15}$ write cycles. Furthermore, this work reports system-level workload characterizations to understand the practical endurance requirements for realistic memory applications. The results suggest that the cycling endurance of STT-MRAM is “practically unlimited,” which exceeds the requirements of various memory use cases, including high-performance applications such as CPU level-2 and level-3 caches.

[1]  Vijayalakshmi Srinivasan,et al.  Enhancing lifetime and security of PCM-based Main Memory with Start-Gap Wear Leveling , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[2]  Ernest Y. Wu,et al.  On the Weibull shape factor of intrinsic breakdown of dielectric films and its accurate experimental determination. Part I: theory, methodology, experimental techniques , 2002 .

[3]  Yiming Huai,et al.  Spin-Transfer Torque MRAM (STT-MRAM): Challenges and Prospects , 2008 .

[4]  Yucheng Zhang,et al.  Security RBSG: Protecting Phase Change Memory with Security-Level Adjustable Dynamic Mapping , 2016, 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS).

[5]  Seung H. Kang,et al.  Emerging materials and devices in spintronic integrated circuits for energy-smart mobile computing and connectivity , 2013 .

[6]  M. Bangar,et al.  Systematic validation of 2x nm diameter perpendicular MTJ arrays and MgO barrier for sub-10 nm embedded STT-MRAM with practically unlimited endurance , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[7]  Yu Lu,et al.  Fully functional perpendicular STT-MRAM macro embedded in 40 nm logic for energy-efficient IOT applications , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[8]  Seung H. Kang,et al.  Systematic optimization of 1 Gbit perpendicular magnetic tunnel junction arrays for 28 nm embedded STT-MRAM and beyond , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[9]  J. Stathis,et al.  Time-dependent clustering model versus combination-based approach for BEOL/MOL and FEOL non-uniform dielectric breakdown: Similarities and disparities , 2014, 2014 IEEE International Reliability Physics Symposium.

[10]  Seung H. Kang,et al.  Unified embedded non-volatile memory for emerging mobile markets , 2014, 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[11]  Kang L. Wang,et al.  Low-power non-volatile spintronic memory: STT-RAM and beyond , 2013 .

[12]  K. Roy,et al.  Modeling of dielectric breakdown-induced time-dependent STT-MRAM performance degradation , 2011, 69th Device Research Conference.

[13]  Andrew D Kent,et al.  A new spin on magnetic memories. , 2015, Nature nanotechnology.

[14]  S. Mahapatra,et al.  Universality of NBTI - From devices to circuits and products , 2014, 2014 IEEE International Reliability Physics Symposium.

[15]  Mohamad Towfik Krounbi,et al.  Basic principles of STT-MRAM cell operation in memory arrays , 2013 .

[16]  H. Chen,et al.  Temperature Dependence of Critical Device Parameters in 1 Gb Perpendicular Magnetic Tunnel Junction Arrays for STT-MRAM , 2017, IEEE Transactions on Magnetics.

[17]  Bernard Dieny,et al.  Barrier Breakdown Mechanisms in MgO-Based Magnetic Tunnel Junctions and Correlation With Low-Frequency Noise , 2012, IEEE Transactions on Magnetics.

[18]  Yiran Chen,et al.  A nondestructive self-reference scheme for Spin-Transfer Torque Random Access Memory (STT-RAM) , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).