GaAs ICs for 10 Gb/s ATM switching

This paper reports on work done by project GARDEN under EU ESPRIT Research Programme in the past three years for developing ATM line units and ATM switch fabric operating at 2.5 Gb/s, and ongoing work for system upgrading to 10 Gb/s operation. A circuit of each type of unit is presented. This project has required the detailed specification of the system architecture, partitioning, interconnection, and technology mapping of the ATM functions into different chips, the development of full custom layout methodology and tools for MESFET HGaAs III, IV and HEMT technologies, and the actual design, fabrication and test of a set of IC's performing physical layer, ATM layer, buffering and switching functions.

[1]  H. T. Mouftah,et al.  Survey of ATM Switch Architectures , 1995, Comput. Networks ISDN Syst..

[2]  Carlos Santos,et al.  On the way to the 2.5 Gbits/s ATM network ATM multiplexer demultiplexer ASIC , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[3]  Pierre Plaza,et al.  A 2.5 Gb/s ATM switch chip set , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[4]  K. Oshima,et al.  A 622-Mb/s 8*8 ATM switch chip set with shared multibuffer architecture , 1993 .

[5]  Masafumi Nogawa,et al.  BiCMOS circuit technology for a 704 MHz ATM switch LSI , 1994 .

[6]  M. Nakaya,et al.  A 622Mbps 8×8 ATM Switch Chip Set with Shared Multi-Buffer Architecture , 1992, ESSCIRC '92: Eighteenth European Solid-State Circuits conference.

[7]  Pedro P. Carballo,et al.  High speed primitives of hardware accelerators for DSP in GaAs technology , 1992 .

[8]  J. K. Madsen,et al.  A 2.5 Gb/s ATM add-drop unit for B-ISDN based on a GaAs LSI , 1996 .

[9]  I. Moussa,et al.  GaAs VLSI implementation of a 2.5 Gb/s ATM label translator , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[10]  M. Shikata,et al.  8 Gb/s 8:1 multiplexer and 1:8 demultiplexer IC's using GaAs DCFL circuit , 1992 .

[11]  Y. Nakasha,et al.  A 9.6-Gb/s HEMT ATM switch LSI with event-controlled FIFO , 1993 .