Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar

System design with nanoscale molecular devices will require developing new circuit and architectural techniques to exploit highly dense and regular structures such as nano-crossbar. It also requires addressing some inherent limitations with these devices, such as large process variations, high defect rates, lack of voltage gain (preventing logic cascading), and large overhead of interfacing logic. We propose an asynchronous design paradigm for nanoscale crossbar that combines them with CMOS-based event- driven bistable elements to implement micropipeline structures. An automated design platform for synthesizing these systems is also presented. The proposed asynchronous design approach addresses three main issues with nanoscale crossbar: 1) parameter variations, 2) logic cascading, and 3) large overhead of interfacing logic. Simulation results show considerable improvement in robustness under variations as well as in total area (up to 1.8X), delay (up to 2X) and power (up to 3.2X) compared to equivalent sequential implementation.

[1]  Fabrizio Lombardi,et al.  On the defect tolerance of nano-scale two-dimensional crossbars , 2004 .

[2]  Mark G. Karpovsky,et al.  An automated fine-grain pipelining using domino style asynchronous library , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).

[3]  D. Stewart,et al.  The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits , 2005 .

[4]  Tad Hogg,et al.  Defect-tolerant Logic with Nanoscale Crossbar Circuits , 2007, J. Electron. Test..

[5]  Charles M. Lieber,et al.  Logic Gates and Computation from Assembled Nanowire Building Blocks , 2001, Science.

[6]  Giovanni De Micheli,et al.  Designing high-performance digital circuits using wave pipelining: algorithms and practical experiences , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  André DeHon,et al.  Array-based architecture for FET-based, nanoscale electronics , 2003 .

[8]  T. Hogg,et al.  Defect-tolerant adder circuits with nanoscale crossbars , 2006, IEEE Transactions on Nanotechnology.

[9]  Erik H. Anderson,et al.  Nanoscale molecular-switch devices fabricated by imprint lithography , 2003 .

[10]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[11]  Charles M. Lieber,et al.  High Performance Silicon Nanowire Field Effect Transistors , 2003 .

[12]  C. WongD.,et al.  Designing high-performance digital circuits using wave pipelining , 2006 .

[13]  Steven M. Nowick,et al.  MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Yu Huang,et al.  Indium phosphide nanowires as building blocks for nanoscale electronic and optoelectronic devices , 2001, Nature.

[15]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: applications in VLSI domain , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Chongwu Zhou,et al.  Carbon nanotube field-effect inverters , 2001 .

[17]  Ramalingam Sridhar,et al.  A data-driven micropipeline structure using DSDCVSL , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[18]  Mircea R. Stan,et al.  CMOS/nano co-design for crossbar-based molecular electronic systems , 2003 .

[19]  C. Dekker,et al.  Logic Circuits with Carbon Nanotube Transistors , 2001, Science.

[20]  Seth Copen Goldstein,et al.  NanoFabrics: spatial computing using molecular electronics , 2001, ISCA 2001.

[21]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: application in VLSI domain , 1997, DAC.

[22]  Paul D. Franzon,et al.  Nanocell logic gates for molecular computing , 2002 .

[23]  Mark Horowitz,et al.  Self-timed logic using Current-Sensing Completion Detection (CSCD) , 1994, J. VLSI Signal Process..

[24]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[25]  Charles M. Lieber,et al.  Carbon nanotube-based nonvolatile random access memory for molecular computing , 2000, Science.

[26]  Stoddart,et al.  Electronically configurable molecular-based logic gates , 1999, Science.

[27]  R. Stanley Williams,et al.  CMOS-like logic in defective, nanoscale crossbars , 2004 .