The Layout Synthesizer: An Automatic Block Generation System
暂无分享,去创建一个
[1] Uehara,et al. Optimal Layout of CMOS Functional Arrays , 1981 .
[2] Ron Y. Pinter,et al. Optimal Chaining of CMOS Transistors in a Functional Cell , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Daniel Gajski,et al. LES: A Layout Expert System , 1987, 24th ACM/IEEE Design Automation Conference.
[4] C. C. Chen,et al. The Layout Synthesizer: An Automatic Netlist-to-Layout System , 1989, 26th ACM/IEEE Design Automation Conference.
[5] Yu-Chin Hsu,et al. An efficient layout style for 2-metal CMOS leaf cells and their automatic generation , 1991, 28th ACM/IEEE Design Automation Conference.
[6] John P. Hayes,et al. Exact width and height minimization of CMOS cells , 1991, 28th ACM/IEEE Design Automation Conference.
[7] Donald G. Baltus,et al. SOLO: a generator of efficient layouts from optimized MOS circuit schematics , 1988, DAC '88.
[8] Antun Domic,et al. CLEO: a CMOS layout generator , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[9] P. W. Kollaritsch,et al. TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout , 1984, ESSCIRC '84: Tenth European Solid-State Circuits Conference.