The Layout Synthesizer: An Automatic Block Generation System

This paper describes a recently introduced commercial product called the Layout Synthesizer (LAS), which generates CMOS transistor-level layout from netlists without requiring library leaf-cells. LAS can generate blocks with different aspect ratios and pin locations. Comparisons with industry examples show consistently better density than standard cell approach and comparable density with manual designs. Custom blocks of 2,000 transistors can be generated in less than 30 CPU minutes. nth row I ground

[1]  Uehara,et al.  Optimal Layout of CMOS Functional Arrays , 1981 .

[2]  Ron Y. Pinter,et al.  Optimal Chaining of CMOS Transistors in a Functional Cell , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Daniel Gajski,et al.  LES: A Layout Expert System , 1987, 24th ACM/IEEE Design Automation Conference.

[4]  C. C. Chen,et al.  The Layout Synthesizer: An Automatic Netlist-to-Layout System , 1989, 26th ACM/IEEE Design Automation Conference.

[5]  Yu-Chin Hsu,et al.  An efficient layout style for 2-metal CMOS leaf cells and their automatic generation , 1991, 28th ACM/IEEE Design Automation Conference.

[6]  John P. Hayes,et al.  Exact width and height minimization of CMOS cells , 1991, 28th ACM/IEEE Design Automation Conference.

[7]  Donald G. Baltus,et al.  SOLO: a generator of efficient layouts from optimized MOS circuit schematics , 1988, DAC '88.

[8]  Antun Domic,et al.  CLEO: a CMOS layout generator , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[9]  P. W. Kollaritsch,et al.  TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout , 1984, ESSCIRC '84: Tenth European Solid-State Circuits Conference.