Two learning methods for a tree-search combinatorial optimizer

Several combinatorial problems of logic synthesis and other CAD problems have been solved in a uniform way using a general-purpose tree-searching program MULT-II. Two learning methods that have been implemented to improve the program's efficiency are presented. A weighted heuristic function, used to evaluate operators, is applied during a solution tree search. The optimal vector of coefficients for this function is learned in a simplified perceptron scheme. By using the second learning method, the similarity of shapes among the solution cost improvement curves is used to define the termination moment of the search process. The amplification effect of the concurrent action of both these methods has been observed.<<ETX>>

[1]  Lawrence Hubert,et al.  Statistical applications of linear assignment , 1984 .

[2]  Ravi Mirchandaney,et al.  Using Stochastic Learning Automata for Job Scheduling in Distributed Processing Systems , 1986, J. Parallel Distributed Comput..

[3]  D. Bertsekas The auction algorithm: A distributed relaxation method for the assignment problem , 1988 .

[4]  H. Kuhn The Hungarian method for the assignment problem , 1955 .

[5]  Hans J. Berliner,et al.  On the Construction of Evaluation Functions for Large Domains , 1979, IJCAI.

[6]  Francis J. Vasko,et al.  Solving large set covering problems on a personal computer , 1988, Comput. Oper. Res..

[7]  N. J. Davis,et al.  Implementation and performance analysis of parallel assignment algorithms on a hypercube computer , 1989, C3P.

[8]  Agnes Hui Chan Using Decision Trees to Derive the Complement of a Binary Function with Multiple-Valued Inputs , 1987, IEEE Transactions on Computers.

[9]  T. Koopmans,et al.  Assignment Problems and the Location of Economic Activities , 1957 .

[10]  M. Perkowski,et al.  Minimization of multiple-valued input multi-output mixed-radix exclusive sums of products for incompletely specified Boolean functions , 1989, Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic.

[11]  Sanjoy Mahajan,et al.  A Pattern Classification Approach to Evaluation Function Learning , 1988, Artif. Intell..

[12]  Antonio Sassano,et al.  An O(mn) Algorithm for Regular Set-Covering Problems , 1987, Theor. Comput. Sci..

[13]  Sheldon B. Akers On the Use of the Linear Assignment Algorithm in Module Placement , 1981, 18th Design Automation Conference.

[14]  Michel Dagenais,et al.  McBOOLE: A New Procedure for Exact Logic Minimization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Stanley L. Hurst The logical processing of digital signals , 1978 .

[16]  A. Tran Graphical method for the conversion of minterms to Reed-Muller coefficients and the minimisation of exclusive-OR switching functions , 1987 .

[17]  James R. Slagle Artificial intelligence : the heuristic programming approach , 1971 .

[18]  Tom M. Mitchell,et al.  Models of Learning Systems. , 1979 .

[19]  S. M Reddy,et al.  Easily testable realizations for logic functions , 1973 .

[20]  Antonio Sassano,et al.  A Class of Polynomially Solvable Set-Covering Problems , 1988, SIAM J. Discret. Math..

[21]  Marek A. Perkowski,et al.  A fast algorithm to minimize multi-output mixed-polarity generalized Reed-Muller forms , 1988, DAC '88.

[22]  L. Hubert Assignment methods in combinatorial data analysis , 1986 .

[23]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[24]  Tsutomu Sasao,et al.  HART: A hardware for logic minimization and verification , 1985 .

[25]  Arnold K. Griffith,et al.  A Comparison and Evaluation of Three Machine Learning Procedures as Applied to the Game of Checkers , 1974, Artif. Intell..

[26]  G. Nemhauser,et al.  Integer Programming , 2020 .

[27]  SUDHAKAR M. REDDY,et al.  Easily Testable Realizations ror Logic Functions , 1972, IEEE Transactions on Computers.

[28]  Larry A. Rendell,et al.  A New Basis for State-Space Learning Systems and a Successful Implementation , 1983, Artif. Intell..

[29]  Tsutomu Sasao,et al.  Input Variable Assignment and Output Phase Optimization of PLA's , 1984, IEEE Transactions on Computers.

[30]  A. L. Samuel,et al.  Some studies in machine learning using the game of checkers. II: recent progress , 1967 .

[31]  A. Bagchi,et al.  Search Algorithms Under Different Kinds of Heuristics—A Comparative Study , 1983, JACM.

[32]  Daniel P. Siewiorek,et al.  Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[33]  Tsutomu Sasao An Algorithm to Derive the Complement of a Binary Function with Multiple-Valued Inputs , 1985, IEEE Transactions on Computers.

[34]  Dorit S. Hochbaum,et al.  Approximation Algorithms for the Set Covering and Vertex Cover Problems , 1982, SIAM J. Comput..

[35]  Benjamin W. Wah,et al.  Learning Dominance Relations in Combinatorial Search Problems , 1988, IEEE Trans. Software Eng..

[36]  Malgorzata Chrzanowska-Jeske,et al.  Minimization of multioutput TANT networks for unlimited fan-in network model , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[37]  R. L. Thorndike The problem of classification of personnel , 1950, Psychometrika.

[38]  Philipp W. Besslich,et al.  Heuristic Minimization of MVL Functions: A Direct Cover Approach , 1986, IEEE Transactions on Computers.

[39]  László Pyber Clique covering of graphs , 1986, Comb..

[40]  Tsutomu Sasao,et al.  Multiple-Valued Decomposition of Generalized Boolean Functions and the Complexity of Programmable Logic Arrays , 1981, IEEE Transactions on Computers.

[41]  Marek Perkowski,et al.  Algorithm for the generation of disjoint cubes for completely and incompletely specified boolean functions , 1991 .

[42]  Godelieve Vanderstraeten,et al.  Automatic assignment of aircraft to gates at a terminal , 1988 .

[43]  Marek Perkowski,et al.  Systolic architecture for solving NP-hard combinatorial problems of logic design and related areas , 1989, IEEE International Symposium on Circuits and Systems,.