Differential Reconfiguration Architecture suitable for a Holographic Memory

Optically Reconfigurable Gate Arrays (ORGAs), by exploiting the large storage capacity of holographic memory, offer the possibility of providing a virtual gate count that is much larger than those of currently available VLSI circuits. In such cases, because circuits implemented on a gate array often must be changed with virtual circuits stored in a holographic memory, rapid reconfiguration is necessary to reduce the reconfiguration overhead. However, high-power lasers are required for ORGAs to realize short reconfiguration time because the diffraction efficiency of a holographic memory is not good. Therefore, realization of both rapid reconfiguration and low power consumption has been difficult. For that reason, we have introduced a differential reconfiguration architecture for ORGAs to increase the reconfiguration cycle frequency and to decrease its power consumption. This paper presents the advantage of a differential reconfiguration architecture that is suitable for ORGAs with a holographic memory. In addition, experimental results of a perfect optical differential reconfigurable system with an ODRGA-VLSI chip and holographic memory are presented.

[1]  Jose Mumbru,et al.  Optically programmable gate array , 2000, International Topical Meeting on Optics in Computing.

[2]  Minoru Watanabe,et al.  An optically differential reconfigurable gate array with a dynamic reconfiguration circuit , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[3]  Minoru Watanabe,et al.  Optically Differential Reconfigurable Gate Array Using an Optical System with VCSELs , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[4]  Minoru Watanabe,et al.  An optically differential reconfigurable gate array using a 0.18 /spl mu/m CMOS process , 2004, IEEE International SOC Conference, 2004. Proceedings..

[5]  Gan Zhou,et al.  Optically reconfigurable processors , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).

[6]  Stephen M. Scalera,et al.  The design and implementation of a context switching FPGA , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[7]  Minoru Watanabe,et al.  An optically differential reconfigurable gate array and its power consumption estimation , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[8]  D. Jones,et al.  A time-multiplexed FPGA architecture for logic emulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[9]  Steven Trimberger,et al.  A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[10]  Minoru Watanabe,et al.  Rapid reconfiguration of an optically differential reconfigurable gate array with pulse lasers , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[11]  Jose Mumbru,et al.  Optical memory for computing and information processing , 1999, Optics + Photonics.

[12]  Minoru Watanabe,et al.  An optically differential reconfigurable gate array with a partial reconfiguration optical system and its power consumption estimation , 2004, 17th International Conference on VLSI Design. Proceedings..

[13]  André DeHon,et al.  Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density , 1996 .

[14]  Minoru Watanabe,et al.  An optically differential reconfigurable gate array VLSI chip with a dynamic reconfiguration circuit , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.