论文信息 - Analysis of the TMS320C40 Communication Channels Using Timed Petri Nets

Analysis of the TMS320C40 Communication Channels Using Timed Petri Nets

The Texas Instruments' TMS320C40 Digital Signal Processor's communication ports and their associated DMA channels have been modelled using Timed Petri Nets. The Petri Net implementation is discussed, and the performance of the communication ports/DMA channels are evaluated. Analysis of the simulation results indicate that the single DMA bus provides insufficient bandwidth to drive the communication ports at maximum speed. During split mode operation the requirement to exchange the bus token reduces the communication bandwidth.

David M. Harvey | David A. Hartley

[1] William J. Dally,et al. Design of a Self-Timed VLSI Multicomputer Communication Controller, , 1987 .

[2] Ira Krepchin,et al. Texas Instruments Inc. , 1963, Nature.

[3] Sanjay R. Deshpande,et al. Evaluation of Effectivenesss of Circuit Based and Packet Based Interconnection Networks Via Petri Net Models , 1987, ICPP.

[4] Marco Ajmone Marsan,et al. Stochastic Petri nets: an elementary introduction , 1988, European Workshop on Applications and Theory in Petri Nets.