On the feasibility of fault simulation using partial circuit descriptions

We investigate the feasibility of performing fault simulation for gate-level circuits using only subcircuits, without considering the complete circuit. This approach can be used to reduce the memory requirements during fault simulation of large circuits. Subcircuits for fault simulation are defined based on subsets of state variables. For every subset of state variables V, only the input cones of next state variables in V are included in the subcircuit being simulated, as well as input cones of primary outputs. We present experimental results to demonstrate the feasibility of fault simulation using subcircuits.

[1]  Irith Pomeranz,et al.  On test generation for interconnected finite-state machines-the input sequence propagation problem , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).

[2]  Irith Pomeranz,et al.  A divide-and-conquer approach to test generation for large synchronous sequential circuits , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[3]  Jacob A. Abraham,et al.  Test generation for Gigahertz processors using an automatic functional constraint extractor , 1999, DAC '99.

[4]  Niraj K. Jha,et al.  Genesis: a behavioral synthesis system for hierarchical testability , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[5]  Irith Pomeranz,et al.  Proptest: a property based test pattern generator for sequential circuits using test compaction , 1999, DAC '99.

[6]  Janak H. Patel,et al.  Hierarchical test generation under intensive global functional constraints , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[7]  Franco Fummi,et al.  Testable synthesis of high complex control devices , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[8]  Irith Pomeranz,et al.  On test generation for interconnected finite-state machines-the output sequence justification problem , 1996, Proceedings ED&TC European Design and Test Conference.

[9]  Vishwani D. Agrawal,et al.  Test function embedding algorithms with application to interconnected finite state machines , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Vishwani D. Agrawal,et al.  A partition and resynthesis approach to testable design of large circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Michael S. Hsiao,et al.  Sequential circuit test generation using dynamic state traversal , 1997, Proceedings European Design and Test Conference. ED & TC 97.