A Statistical Model for Simulating the Effect of LTPS TFT Device Variation for SOP Applications

In this paper, the variation characteristics of low-temperature polycrystalline silicon (LTPS) thin-film transistors (TFTs) are investigated with a statistical approach. A special layout is proposed to investigate the device variation with respect to various devices distances. Two non-Gaussian equations are proposed to fit the device parameter distributions, whose the coefficients of determination (R2) are both near 0.9, reflecting the validity of the model. Two benchmark circuits are used to compare the difference between the proposed model and the conventional Gaussian distribution for the device parameter distribution. The output behaviors of the digital and analog circuits show that the variation in the short range would greatly affect the performance of the analog circuits and would instead be averaged in the digital circuits.

[1]  N. Sano,et al.  A New Grain Boundary Model for Drift-Diffusion Device Simulations in Polycrystalline Silicon Thin-Film Transistors , 2003 .

[2]  H. Ohshima,et al.  Future trends for TFT integrated circuits on glass substrates , 1989, International Technical Digest on Electron Devices Meeting.

[3]  Hidetoshi Onodera,et al.  Statistical modeling of gate-delay variation with consideration of intra-gate variability , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Masaki Murase,et al.  21.3: Invited Paper: Latest Development of “System‐on‐Glass” Display with Low Temperature Poly‐Si TFT , 2004 .

[5]  Yael Nemirovsky,et al.  A Novel Selected Area Laser Assisted (SALA) System for Crystallization and Doping Processes in Low-Temperature Poly-Si Thin-Film Transistors , 2006, IEICE Trans. Electron..

[6]  Yasuhiro Mitani,et al.  Parametric investigation of SLS-processed poly-silicon thin films for TFT applications , 2003 .

[7]  Mohammed Ismail,et al.  Statistical Modeling for Computer-Aided Design of Mos VLSI Circuits , 1993 .

[8]  K. Saraswat,et al.  Modeling of grain size variation effects in polycrystalline thin film transistors , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[9]  Krishna C. Saraswat,et al.  A strategy for modeling of variations due to grain size in polycrystalline thin-film transistors , 2000 .

[10]  Eric R. Ziegel,et al.  Probability and Statistics for Engineering and the Sciences , 2004, Technometrics.