Now a days, the number of Internet and wireless communications users has rapidly grown and that increases demand for security measures to protect user data transmitted over openchannels. Cryptographic algorithms are very essential for security of the systems worldwide. In December 2001, the National Institute of Standards and Technology (NIST) of the United States selected the Rijndael algorithm as the suitable Advanced Encryption Standard (AES) to replace the Data Encryption Standard (DES) algorithm. AES can be considered the most widely used modern symmetric key encryption standard. The AES algorithm is a block cipher that can encrypt and decrypt digital information. This paper explores task level parallelism with three concurrently working AES modules to achieve less area and high throughput. With the area optimization techniques, the system becomes area and time efficient as the throughput of 5.751Gbps is achieved with less area. The design is implemented in Zynq(xc7z020-2clg484) device and tested on Zedboard. As three different implementations of AES are explored, the design has three times higher throughput with less area than the other systems. To encrypt/decrypt a file using the AES algorithm, the file must undergo a set of complex computational steps. Therefore a software implementation of AES algorithm would be slow and consume large amount of time to complete. The immense increase of both stored and transferred data in the recent years had made this problem even more serious when the need to encrypt/decrypt such data arises.
[1]
Chung-Cheng Hsieh,et al.
High throughput 32-bit AES implementation in FPGA
,
2008,
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.
[2]
Bahram Rashidi,et al.
FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm
,
2014,
Microelectron. J..
[3]
Patrick Schaumont,et al.
Design and performance testing of a 2.29-GB/s Rijndael processor
,
2003,
IEEE J. Solid State Circuits.
[4]
Bin Liu,et al.
Parallel AES Encryption Engines for Many-Core Processor Arrays
,
2013,
IEEE Transactions on Computers.
[5]
Ingrid Verbauwhede,et al.
Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors
,
2006,
IEEE Transactions on Computers.
[6]
Ingrid Verbauwhede,et al.
A 21.54 Gbits/s fully pipelined AES processor on FPGA
,
2004,
12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[7]
Peter Schwabe,et al.
New AES Software Speed Records
,
2008,
INDOCRYPT.
[8]
Mitsuru Matsui,et al.
On the Power of Bitslice Implementation on Intel Core2 Processor
,
2007,
CHES.