Method for dynamic power monitoring on FPGAs

The ever-increasing integration densities make it possible to configure multi-core systems composed of hundreds of blocks on existing FPGAs that may influence overall consumption differently. Observing total consumption is not sufficient to accurately assess internal circuit activity to be able to deploy effective adaptation strategies. In this case monitoring techniques are required. This paper presents a CAD flow for high-level dynamic power estimation on FPGAs. The method is based on the monitoring of toggling activity for relevant signals by introducing event counters. The appropriate signals are selected using the Greedy Stepwise filter. Our approach is based on a generic method that is able to produce a power model for any block-based circuit. We evaluated our contribution on a SoC RTL model implemented on Spartan3, Virtex5, and Spartan6 FPGAs. A power model and monitors are automatically generated to achieve the best tradeoff between accuracy and overhead.

[1]  อนิรุธ สืบสิงห์,et al.  Data Mining Practical Machine Learning Tools and Techniques , 2014 .

[2]  Jean-Luc Dekeyser,et al.  Estimating Energy Consumption for an MPSoC Architectural Exploration , 2006, ARCS.

[3]  Fabien Clermidy,et al.  Fine-Grain Dynamic Energy Tracking for System on Chip , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Tajana Simunic,et al.  Power modeling and thermal management techniques for manycores , 2013, 2013 IEEE Symposium on Computers and Communications (ISCC).

[5]  Vanchinathan Venkataramani,et al.  Power-performance modeling on asymmetric multi-cores , 2013, 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES).

[6]  Ian H. Witten,et al.  Data Mining: Practical Machine Learning Tools and Techniques, 3/E , 2014 .

[7]  Peng Yang,et al.  PowerViP: SoC power estimation framework at transaction level , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[8]  J. Murthy,et al.  Leakage Power Dependent Temperature Estimation to Predict Thermal Runaway in FinFET Circuits , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  Andy D. Pimentel,et al.  A Signature-Based Power Model for MPSoC on FPGA , 2012, VLSI Design.

[10]  Eduardo Boemo,et al.  Power estimations vs. power measurements in Cyclone III devices , 2011, 2011 VII Southern Conference on Programmable Logic (SPL).

[11]  E.J. Candes,et al.  An Introduction To Compressive Sampling , 2008, IEEE Signal Processing Magazine.

[12]  Chalbi Najoua,et al.  Accurate dynamic power model for FPGA based implementations , 2012 .

[13]  Jason Cong,et al.  Architecture evaluation for power-efficient FPGAs , 2003, FPGA '03.

[14]  Pascal Benoit,et al.  The SecretBlaze: A Configurable and Cost-Effective Open-Source Soft-Core Processor , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[15]  Andy D. Pimentel,et al.  A High-Level Power Model for MPSoC on FPGA , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[16]  Ian Witten,et al.  Data Mining , 2000 .