SIC-testability of sequential logic controllers
暂无分享,去创建一个
[1] Jan Tretmans,et al. Model Based Testing with Labelled Transition Systems , 2008, Formal Methods and Testing.
[2] Nina Yevtushenko,et al. Generating Reduced Tests for FSMs with Extra States , 2009, TestCom/FATES.
[3] Jean-Marc Faure,et al. Test sequence construction from SFC specification , 2009 .
[4] Wang Yi,et al. An implementation of random single input change technique for low-power test , 2008, 2008 2nd International Conference on Anti-counterfeiting, Security and Identification.
[5] Gregor von Bochmann,et al. Testing k-Safe Petri Nets , 2009, TestCom/FATES.
[6] Arnaud Virazel,et al. Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences , 2001, J. Electron. Test..
[7] David Lee,et al. Principles and methods of testing finite state machines-a survey , 1996, Proc. IEEE.