SIC-testability of sequential logic controllers

SIC (Single Input Change) test sequences must be privileged for conformance test of logic controllers, to prevent from erroneous test results when the test-bench and the implementation under test are not synchronized. This paper proposes first a definition of the SIC-testable part of a sequential specification model, i.e. the part of the model that can be tested by using a sequence starting from the initial state and for which only one input can change at one at the same time. Then, an algorithm to determine the SIC-testable part is given; if this part is the whole specification, the specification model is declared totally SIC-testable. Once the SIC-testable part obtained, a SIC sequence for conformance test of an implementation of this part can be generated. These contributions are exemplified on an example.

[1]  Jan Tretmans,et al.  Model Based Testing with Labelled Transition Systems , 2008, Formal Methods and Testing.

[2]  Nina Yevtushenko,et al.  Generating Reduced Tests for FSMs with Extra States , 2009, TestCom/FATES.

[3]  Jean-Marc Faure,et al.  Test sequence construction from SFC specification , 2009 .

[4]  Wang Yi,et al.  An implementation of random single input change technique for low-power test , 2008, 2008 2nd International Conference on Anti-counterfeiting, Security and Identification.

[5]  Gregor von Bochmann,et al.  Testing k-Safe Petri Nets , 2009, TestCom/FATES.

[6]  Arnaud Virazel,et al.  Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences , 2001, J. Electron. Test..

[7]  David Lee,et al.  Principles and methods of testing finite state machines-a survey , 1996, Proc. IEEE.