A Novel Reversible Design of Unified Single Digit BCD Adder-Subtractor
暂无分享,去创建一个
[1] Charles H. Bennett,et al. Logical reversibility of computation , 1973 .
[2] Keivan Navi,et al. Design of a Novel Reversible Multiplier Circuit Using HNG Gate in Nanotechnology , 2008 .
[3] Ahsan Raja Chowdhury,et al. Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.
[4] R. Feynman. Quantum mechanical computers , 1986 .
[5] K. Poulose Jacob,et al. A New Look at Reversible Logic Implementation of Decimal Adder , 2007, 2007 International Symposium on System-on-Chip.
[6] Pérès,et al. Reversible logic and quantum computers. , 1985, Physical review. A, General physics.
[7] R. Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[8] R. P. Jain. Modern Digital Electronics , 1986 .
[9] Himanshu Thapliyal,et al. Novel BCD adders and their reversible logic implementation for IEEE 754r format , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).
[10] Anas N. Al-Rabadi,et al. A General Decomposition for Reversible Logic , 2001 .
[11] M.B. Srinivas,et al. Novel design and reversible logic synthesis of multiplexer based full adder and multipliers , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[12] Himanshu Thapliyal,et al. Design of Novel Reversible Carry Look-Ahead BCD Subtractor , 2006, 9th International Conference on Information Technology (ICIT'06).
[13] Mozammel H. A. Khan,et al. On universality of general reversible multiple-valued logic gates , 2004, Proceedings. 34th International Symposium on Multiple-Valued Logic.
[14] Keivan Navi,et al. A Novel Reversible BCD Adder For Nanotechnology Based Systems , 2008 .
[15] H. R. Bhagyalakshmi,et al. Optimized reversible BCD adder using new reversible logic gates , 2010, ArXiv.