Gray cyclic-coding generation using R–S bistable circuits

An arrangement of n bistable circuits to generate Gray cyclic-coding sequences is disclosed, these n circuits being directly clocked by an auxiliary binary counter consisting of n -- 1 stages. Deliberate desynchronisation of the auxiliary driving counter and the coding generator allows different pattern-coding sequences to be generated, with no change of interconnections.