High-throughput network switch for the RHiNET-2 optically interconnected parallel computing system
暂无分享,去创建一个
Hideharu Amano | Hiroaki Nishi | Tomohiro Kudoh | Shinji Nishimura | Katsuyoshi Harasawa | Nobuhiro Matsudaira | Shigeto Akutsu | Koji Tasyo
[1] H. Amano,et al. Memory based light weight communication architecture for local area distributed computing , 1997, Proceedings Innovative Architecture for Future Generation High-Performance Processors and Systems.
[2] S. Nishimura,et al. Synchronized parallel optical interconnection for the massively parallel computer (RWC-1) , 1998, Other Conferences.
[3] Lionel M. Ni,et al. Should Scalable Parallel Computers Support Efficient Hardware Multicast , 1995 .
[4] Takeshi Yoshikawa,et al. Calibration-free parallel optical interconnection subsystem implemented by a Gbyte/s-array optical transceiver and a one-chip-link LSI , 1998, Other Conferences.
[5] David A. B. Miller,et al. Limit to the Bit-Rate Capacity of Electrical Interconnects from the Aspect Ratio of the System Architecture , 1997, J. Parallel Distributed Comput..
[6] F.J. Leonberger,et al. Optical interconnections for VLSI systems , 1984, Proceedings of the IEEE.
[7] Takashi Yokota,et al. Optical interconnection subsystem used in the RWC-1 massively parallel computer , 1999 .
[8] H. Kodera,et al. 200-Mb/s/ch 100-m optical subsystem interconnections using 8-channel 1.3-/spl mu/m laser diode arrays and single-mode fiber arrays , 1994 .