Adaptive Management Techniques for Optimized Burn-in of Safety-Critical SoC
暂无分享,去创建一个
Paolo Bernardi | Riccardo Cantoro | Davide Appello | Conrad Bugeja | Giorgio Pollaccia | Marco Restifo | Federico Venini | D. Appello | P. Bernardi | R. Cantoro | Marco Restifo | G. Pollaccia | Conrad Bugeja | F. Venini
[1] Paolo Bernardi,et al. An Innovative and Low-Cost Industrial Flow for Reliability Characterization of SoCs , 2008, 2008 13th European Test Symposium.
[2] Petru Eles,et al. An efficient temperature-gradient based burn-in technique for 3D stacked ICs , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[3] Gregor Schatzberger,et al. Fast Bit Screening of Automotive Grade EEPROMs—Continuous Improvement Exercise , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Paolo Bernardi,et al. A comprehensive methodology for stress procedures evaluation and comparison for Burn-In of automotive SoC , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.
[5] A. Benso,et al. ATPG for Dynamic Burn-In Test in Full-Scan Circuits , 2006, 2006 15th Asian Test Symposium.
[6] Paolo Bernardi,et al. A DMA and CACHE-based stress schema for burn-in of automotive microcontroller , 2017, 2017 18th IEEE Latin American Test Symposium (LATS).
[7] Serge N. Demidenko,et al. Reducing burn-in time through high-voltage stress test and Weibull statistical analysis , 2006, IEEE Design & Test of Computers.
[8] Thomas J. Anderson,et al. The impact of multiple failure modes on estimating product field reliability , 2006, IEEE Design & Test of Computers.
[9] Alessandro Birolini. Reliability Engineering: Theory and Practice , 1999 .
[10] Erik G. Larsson,et al. An efficient approach to SoC wrapper design, TAM configuration and test scheduling , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..
[11] Paolo Bernardi,et al. An Optimized Test During Burn-In for Automotive SoC , 2018, IEEE Design & Test.
[12] Abraham Silberschatz,et al. Operating System Concepts , 1983 .
[13] Krishnendu Chakrabarty,et al. Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs , 2008, 2008 Design, Automation and Test in Europe.
[14] Kinam Kim,et al. The new program/erase cycling degradation mechanism of NAND flash memory devices , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).