A 100MHz Digital Down Converter with modified FIR filter for wideband software-defined radios

Digital Down Converter is one of the key technologies in Software Defined Radio. In Digital Down Converter how to realize a high-speed, high-order FIR filter is an interesting problem. This paper proposes a modified Distributed Arithmetic, in which speed is improved and memory is saved compared with the traditional Distributed Arithmetic. The presented FIR filter based on the modified Distributed Arithmetic has been implemented in the form of ASIC which was fabricated in a SMIC 0.13µm CMOS process. The chip's sample rate can reach 10MSPS in the 80MHz system clock.

[1]  Lars Wanhammar,et al.  Implementation of bit-parallel lattice wave digital filters with increased maximal sample rate , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[2]  Markku Renfors,et al.  The maximum sampling rate of digital filters under hardware speed constraints , 1981 .

[3]  David V. Anderson,et al.  Hardware-efficient distributed arithmetic architecture for high-order digital filters , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[4]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[5]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[6]  L. Rabiner,et al.  A computer program for designing optimum FIR linear phase digital filters , 1973 .