Testing cross wire opens within complex gates

Recent test studies on volume production data suggest that a significant number of CMOS open defects remain undetected by commonly applied TDF timing tests, potentially leading to high defectivity in the shipped parts. This has focused attention on developing tests that explicitly target open faults, in particular transistor stuck open faults (TSOFs). However, while TSOFs cover all open faults in circuits implemented from primitive logic gates, they do not model a type of open fault found only in complex CMOS gates. We refer to these as cross wire open (CWO) faults. In this paper, we develop the first tests that target CWOs. Although we observe that the fault list of potential CWOs can be significantly reduced if the layouts of complex gate cells used in the design are available, we present test generation methodologies both with and without this layout information. CWO fault coverage results for scan based tests are presented for ISCAS89 and ITC99 benchmark circuits that have been resynthesized using an open source cell library containing complex gates.

[1]  Irith Pomeranz,et al.  A Unified Method to Detect Transistor Stuck-Open Faults and Transition Delay Faults , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[2]  Irith Pomeranz,et al.  Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Adit D. Singh,et al.  Improving CMOS open defect coverage using hazard activated tests , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).

[5]  Irith Pomeranz,et al.  Test Generation for Open Defects in CMOS Circuits , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  Kenneth M. Butler,et al.  Scan-based transition fault testing - implementation and low cost test challenges , 2002, Proceedings. International Test Conference.

[7]  Sudhakar M. Reddy,et al.  Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits , 1986, IEEE Transactions on Computers.

[8]  Irith Pomeranz,et al.  A novel method of improving transition delay fault coverage using multiple scan enable signals , 2005, 2005 International Conference on Computer Design.

[9]  Adit D. Singh,et al.  Hazard Initialized LOC Tests for TDF Undetectable CMOS Open Defects , 2013, 2013 22nd Asian Test Symposium.

[10]  Daniel Brand,et al.  Identification of redundant delay faults , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Adit D. Singh,et al.  On the testing of hazard activated open defects , 2014, 2014 International Test Conference.

[12]  Mark Mohammad Tehranipoor,et al.  Improving transition delay fault coverage using hybrid scan-based technique , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[13]  W. Robert Daasch,et al.  Obtaining high defect coverage for frequency-dependent defects in complex ASICs , 2003, IEEE Design & Test of Computers.

[14]  Friedrich Hapke,et al.  Cell-aware Production test results from a 32-nm notebook processor , 2012, 2012 IEEE International Test Conference.