Improving the Tolerance of Pipeline Based Circuits to Power Supply or Temperature Variations

A new methodology is proposed to increase the robustness of pipeline-based circuits. The goal is to improve signal integrity in the presence of power-supply voltage (VDD) and/or temperature (T) variations, without degrading circuit performance. In the proposed methodology, we dynamically control the instant of data capture (the clock edge trigger) in key memory cells, according to local VDD and/or T variations. This way, data integrity loss is avoided, and circuit tolerance to power supply and/or temperature variations is enhanced. The methodology is based on a dynamic delay buffer (DDB) block, used to sense VDD/T variations and to induce dynamic clock skews driving a limited subset of memory elements. Experimental results based on SPICE simulations for 2 sequential circuits are used to demonstrate that careful design may lead to improvements on circuit tolerance to VDD and/or T variations.

[1]  Raminderpal Singh.  FullChip Verification of UDSM Designs , 2002 .

[2]  J. P. Teixeira,et al.  Digital Circuit Signal Integrity Enhancement by Monitoring Power Grid Activity , 2006 .

[3]  K. Roy,et al.  A time borrowing selectively clocked skewed logic for high-performance circuits in scaled technologies , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[4]  Sandeep K. Gupta,et al.  Structural delay testing of latch-based high-speed pipelines with time borrowing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  João Paulo Teixeira,et al.  Fault Modeling and Simulation of Power Supply Voltage Transients in Digital Systems on a Chip , 2005, J. Electron. Test..

[6]  David Blaauw,et al.  Razor: circuit-level correction of timing errors for low-power operation , 2004, IEEE Micro.

[7]  Fabian Vargas.  Design and test on chip for EMC , 2006, IEEE Design & Test of Computers.

[8]  Sonia Ben Dhia,et al.  Electromagnetic Compatibility of Integrated Circuits: Techniques for low emission and susceptibility , 2006 .

[9]  Kaushik Roy,et al.  Estimation of switching noise on power supply lines in deep sub-micron CMOS circuits , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[10]  L. Green.  Understanding the importance of signal integrity , 1999 .

[11]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[12]  Majid Sarrafzadeh,et al.  Minimal buffer insertion in clock trees with skew and slew rate constraints , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  João Paulo Teixeira,et al.  Dynamic fault test and diagnosis in digital systems using multiple clock schemes and multi-VDD test , 2005, 11th IEEE International On-Line Testing Symposium.

[14]  Mehrdad Nourani,et al.  Signal Integrity: Fault Modeling and Testing in High-Speed SoCs , 2002, J. Electron. Test..

[15]  David Blaauw,et al.  Slack borrowing in flip-flop based sequential circuits , 2005, ACM Great Lakes Symposium on VLSI.

[16]  Luca Benini,et al.  Clock Skew Optimization for Peak Current Reduction , 1996, ISLPED '96.

[17]  David Blaauw,et al.  Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.

[18]  Sachin S. Sapatnekar,et al.  Interleaving buffer insertion and transistor sizing into a single optimization , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Thomas Steinecke,et al.  EMC modeling and simulation on chiplevel , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[20]  M.A. Horowitz,et al.  Skew-tolerant domino circuits , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[21]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[22]  D. Overhauser,et al.  Full-chip verification of UDSM designs , 1998, ICCAD '98.

[23]  Andrew B. Kahng,et al.  Interconnect optimization strategies for high-performance VLSI designs , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[24]  Jiang Tao,et al.  Design in hot-carrier reliability for high performance logic applications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[25]  L. Benini,et al.  Clock Skew Optimization for Peak Current Reduction , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[26]  L. K. Wang,et al.  Design For Signal Integrity: The New Paradigm For Deept!lubmicron Vlsi Design , 1997, Proceedings of Technical Papers. International Symposium on VLSI Technology, Systems, and Applications.

[27]  George A. Katopis,et al.  Decoupling capacitor effects on switching noise , 1992, [1992 Proceedings] Electrical Performance of Electronic Packaging.

[28]  Alessandro Bogliolo,et al.  Clock skew optimization for peak current reduction , 1996 .

[29]  Baris Taskin,et al.  Time borrowing and clock skew scheduling effects on multi-phase level-sensitive circuits , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[30]  Mark Horowitz,et al.  Timing analysis including clock skew , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Christopher M. Durham,et al.  High Speed CMOS Design Styles , 1998 .

[32]  Gerald E. Sobelman,et al.  Time borrowing in high-speed functional units using skew-tolerant domino circuits , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).