Behaviour-Preserving Transition Insertions in Unfolding Prefixes
暂无分享,去创建一个
[1] Antti Valmari,et al. The State Explosion Problem , 1996, Petri Nets.
[2] Tadao Murata,et al. Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.
[3] Maciej Koutny,et al. Logic Synthesis for Asynchronous Circuits Based on STG Unfoldings and Incremental SAT , 2006, Fundam. Informaticae.
[4] Maciej Koutny,et al. Logic synthesis for asynchronous circuits based on Petri net unfoldings and incremental SAT , 2004, Proceedings. Fourth International Conference on Application of Concurrency to System Design, 2004. ACSD 2004..
[5] Alexandre Yakovlev,et al. Visualization and resolution of coding conflicts in asynchronous circuit design , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[6] Walter Vogler,et al. An Improvement of McMillan's Unfolding Algorithm , 1996, Formal Methods Syst. Des..
[7] Alex Yakovlev,et al. Visualisation and resolution of encoding conflicts in asynchronous circuit design , 2003 .
[8] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[9] Alexandre Yakovlev,et al. Checking signal transition graph implementability by symbolic BDD traversal , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[10] Manuel Silva Suárez,et al. Linear Algebraic and Linear Programming Techniques for the Analysis of Place or Transition Net Systems , 1996, Petri Nets.
[11] Luciano Lavagno,et al. A unified signal transition graph model for asynchronous control circuit synthesis , 1996, Formal Methods Syst. Des..
[12] Tam-Anh Chu,et al. Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .
[13] Maciej Koutny,et al. Canonical prefixes of Petri net unfoldings , 2002, Acta Informatica.
[14] Luciano Lavagno,et al. Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .
[15] Victor Khomenko,et al. Model checking based on prefixes of petri net unfoldings , 2003 .
[16] Victor Khomenko,et al. Efficient Automatic Resolution of Encoding Conflicts Using STG Unfoldings , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[17] A. Sangiovanni-Vincentelli,et al. A unified signal transition graph model for asynchronous control circuit synthesis , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[18] Walter Vogler,et al. Improved Decomposition of Signal Transition Graphs , 2007, Fundam. Informaticae.
[19] Walter Vogler,et al. An Improvement of McMillan's Unfolding Algorithm , 2002, Formal Methods Syst. Des..
[20] George Gratzer,et al. Universal Algebra , 1979 .
[21] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[22] Wolfgang Reisig,et al. Lectures on Petri Nets I: Basic Models , 1996, Lecture Notes in Computer Science.
[23] Desmond Fearnley-Sander,et al. Universal Algebra , 1982 .
[24] Maciej Koutny,et al. Detecting state coding conflicts in STG unfoldings using SAT , 2003, Third International Conference on Application of Concurrency to System Design, 2003. Proceedings..
[25] Joost Engelfriet,et al. Branching processes of Petri nets , 1991, Acta Informatica.